

# TM52F1363

# DATA SHEET

# Rev 0.94

# (Please read the precautions on the second page before use)

**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses **tenx** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **tenx** and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that **tenx** was negligent regarding the design or manufacture of the part.



# PRECAUTIONS

1. The chip cannot enter Halt/Stop mode if the INTn pin is low and the INTn wake-up function is enabled. (INTn=0 and EXn=1, n=0~2)




# AMENDMENT HISTORY

Version	Date	Description
V0.90	May, 2022	New Release
V0.91	May, 2022	Added MSOP-10 package
V0.92	Jul, 2022	<ol> <li>Program Memory 10K erase times at least (p.8)</li> <li>Removed system clock frequency requirement before entering Halt/Stop mode (p.36)</li> <li>Added the description of pin wake-up mechanism (p.44~45)</li> <li>Corrected current value and corresponding conditions (p.10, p.115)</li> <li>Added the description about Halt mode.</li> <li>Mass production writer does not support P2.0/P2.1</li> </ol>
V0.93	Nov, 2022	<ol> <li>IAP programming voltage must be greater than 4V (p.23)</li> <li>EE programming voltage must be greater than 3V (p.118)</li> <li>Modify VBG2.5V to VBG2.54V</li> </ol>
V0.94	Mar, 2023	<ol> <li>Correct typos for PODIE default value</li> <li>WDT needs to be turned off when writing to EEPROM</li> </ol>



# CONTENTS

PRE	CAU	ΓΙΟΝς	. 2
AMI	ENDN	IENT HISTORY	.3
TM5	2 F8x	xx FAMILY	. 6
GEN	ERA	L DESCRIPTION	.7
SYS	ГЕМ	BLOCK DIAGRAM	.7
FEA	TUR	ES	. 8
PIN	ASSI	GNMENT	12
PIN	DES(	CRIPTION	16
PIN	SUM	MERY	17
FUN	СТІС	DNAL DESCRIPTION	18
1.	CPU	Core	18
	1.1 1.2 1.3 1.4 1.5	Accumulator (ACC) B Register (B) Stack Pointer (SP) Dual Data Pointer (DPTRs) Program Status Word (PSW)	18 19 19
2.	Mer	nory	21
	2.1 2.2 2.3 2.4	Program Memory (Support IAP) EEPROM Memory Data Memory Special Function Register (SFR)	26 28
3.	Rese	et	30
	3.1 3.2 3.3 3.4 3.5	Power on Reset (POR) External Pin Reset (XRST) Software Command Reset (SWRST) Watchdog Timer Reset (WDTR) Low Voltage Reset (LVR)	30 30 30
4.	Cloc	k Circuitry & Operation Mode	34
	4.1 4.2	System Clock Operation Modes	36
5.		rupt & Wake-up	
	5.1 5.2 5.3 5.4	Interrupt Enable and Priority Control	42 44
6.	I/O	Ports	46
7.	Tim	ers	59
8.	UAI	RT	65
9.	PW	Ms	67





10.	Low Voltage Detection (LVD)
11.	ADC
12.	S/W Controller LCD Driver
13.	Cyclic Redundancy Check (CRC)
14.	Multiplier and Divider
15.	Master I <sup>2</sup> C Interface
16.	In Circuit Emulation (ICE) Mode
SFR	& CFGW MAP
SFR	& CFGW DESCRIPTION
INST	RUCTION SET 111
ELE	CTRICAL CHARACTERISTICS 114
1.	Absolute Maximum Ratings
2.	DC Characteristics
3.	Clock Timing
4.	Reset Timing Characteristics
5.	ADC Electrical Characteristics
6.	EEPROM Characteristics
7.	Characteristic Graphs
Packa	age and Dice Information



# TM52 F8xxx FAMILY

#### **Common Feature**

CPU	Flash Program memory	RAM	Timer0~2	UART
Fast 8051	4K~32K	256~2048	8051	8051
(2T)	with IAP, ISP, ICP	bytes	Standard	Standard

#### **Family Members Features**

P/N	Program Memory	Data Memory	RAM	IO Pin	PWM	SAR ADC	Touch Key	LCD	LED	Interface
TM52-F1363	Flash 8KB	IAP share with main rom / EEPROM 128B	512B	26	16-bit x7	12-bit 19-ch	-	4com	_	UART*1 MIIC*1
TM52-F8368	Flash 8KB	IAP share with main rom	512B	26	16-bit x7	12-bit 12-ch	_	4com	_	UART*1 MIIC*1
TM52-F8274	Flash	IAP share with main rom	1024B	26	(8+2)-bit	12-bit 14-ch		8com	4Cx6S	SPI*1 UART*1
TM52-F8278	8KB	/ EEPROM 128B	1024D	20	x3		16-ch	800111	40,005	UART2*1
TM52-F8273	Flash	IAP share with main rom	1024B	26	(8+2)-bit	12-bit	_	8com	4Cx6S	SPI*1 UART*1
TM52-F8276	16KB	/ EEPROM 128B	1024D	20	x3	14-ch	16-ch	800111	40,000	UART2*1

DAI	Operation		Operati	on Current	@5V		Max. System Clock (Hz)				
P/N	Voltage	Fast FRC	Slow SRC	Idle SRC	Halt	Stop	Fast FRC	Slow SRC	FXT	FRC	
TM52-F1363	2.2~5.5V	8.3mA	2.6mA	40uA	21uA	0.1uA	Ι	80K	_	16.588M	
TM52-F8368	2.3~5.5V	9.7mA	2.8mA	24uA	_	0.1uA	_	80K	_	16.588M	
TM52-F8274	2.3~5.5V	5.3mA	1.3mA	20µA		0.1µA	32K	68K	12M	12.902M	
TM52-F8278	2.3~3.3 V	3.311A	1.311A	20μΑ		0.1μΑ	32K	JON	12111	12.902111	
TM52-F8273	2.3~5.5V	5.3mA	1.3mA	20µA		0.1µA	32K	68K	12M	12.902M	
TM52-F8276	2.5~5.5 V	5.5111A	1.5111/4	20μΑ	_	0.1µA	52K	JOK	12111	12.902M	




# **GENERAL DESCRIPTION**

 $TM52_{series}$  F1363 are versions of a new, fast 8051 architecture for an 8-bit microcontroller single chip with an instruction set fully compatible with industry standard 8051, and retains most 8051 peripheral's functional block. Typically, the TM52 executes instructions six times faster than the standard 8051 architecture.

The **TM52-F1363** provides improved performance, lower cost and fast time-to-market by integrating features on the chip, including 8K Bytes Flash program memory, 128 Bytes EEPROM, 512 Bytes SRAM, Low Voltage Reset (LVR), Low Voltage Detector (LVD), dual clock power saving operation mode, 8051 standard UART and Timer0/1/2, real time clock Timer3, 7 set 16-bit PWMs, 19 channels 12-bit A/D Convertor, master I<sup>2</sup>C interface and Watch Dog Timer. It's a high reliability and low power consumption feature can be widely applied in consumer and home appliance products.

# SYSTEM BLOCK DIAGRAM





# **FEATURES**

#### 1. Standard 8051 Instruction set, fast machine cycle

• Executes instructions six times faster than the standard 8051.

#### 2. Flash Program Memory

- 8K Bytes
- Support "In Circuit Programming" (ICP) or "In System Programming" (ISP) for the Flash code
- Byte Write "In Application Programming" (IAP) mode is convenient as Data EEPROM access
- Code Protection Capability
- 10K erase times at least
- 10 years data retention at least

\*Each IAP address can be programmed more than 10000 times (typical value) .If the customer needs more programming times, a ROM area can be planned to disperse the address written by IAP data. Our company can provide the source code of this usage method.

#### 3. 128 Bytes EEPROM Memory

- 30K~50K erase times at least
- 10 years data retention at least

#### 4. Total 512 Bytes SRAM (IRAM + XRAM)

- 256 Bytes IRAM in the 8051 internal data memory area
- 256 Bytes XRAM in the 8051 external data memory area (accessed by MOVX Instruction)

#### 5. Two System Clock type selections

- Fast clock from Internal RC (FRC, 16.588 MHz)
- Slow clock from Internal RC (SRC, 80 KHz)
- System Clock can be divided by 1/2/4/16 option

#### 6. 8051 Standard Timer – Timer0/1/2

- 16-bit Timer0, also supports T0O clock output for Buzzer application
- 16-bit Timer1, also supports T1O clock output for Buzzer application
- 16-bit Timer2, also supports T2O clock output for Buzzer application

#### 7. 15-bit Timer3

- Clock source is Slow clock
- Interrupt period can be clock divided by 32768/16384/8192/65536 option

#### 8. One UART

• 8051 standard UART, One Wire UART option can be used for ISP or other application

\*Support one UART, pin select to P30/P31 or P02/P16 by TXRXSEL (SFR 93h.7)



9. Seven "16" bits PWMs with prescaler/ period-adjustment

#### 10. One Master I<sup>2</sup>C interface (MIIC)

\*Support one MIIC, pin select to P35/P16 by MSDASEL (SFR B7h.7), pin select to P13/P02 by MSCLSEL (SFR B7h.6)

#### 11. 12-bit ADC with 19 channels External Pin Input and 3 channels Internal Reference Voltage

- Internal Reference Voltage (VBG):  $1.22V \pm 1.5\%$  @V<sub>CC</sub>= $2.5V \sim 5.5V$ ,  $25^{\circ}C$
- Internal Reference Voltage: V<sub>SS</sub> (0V)
- Internal Reference Voltage: V<sub>CC</sub>/4
- ADC reference voltage selection option:  $V_{CC}$  / 2.54V

#### 12. LCD Driver

- Software controlled COM0~3
- 1/2 LCD Bias

#### 13. 13 Sources, 4-level priority Interrupt

- Timer0/Timer1/Timer2/Timer3 Interrupt
- INT0/INT1 pin Falling-Edge/Low-Level Interrupt
- INT2 pin Falling-Edge Interrupt
- Port0/1/2/3 Pin Change Interrupt
- UART TX/RX Interrupt
- ADC Interrupt
- Master I<sup>2</sup>C (MIIC) interrupt
- LVD Interrupt
- PWM0/PWM1 interrupt

#### 14. Pin Interrupt can Wake up CPU from Power-Down (Halt/Stop) mode

- INT0~INT2 Interrupt & Wake-up
- Each Port0/1/2/3 pin can be defined as Interrupt & Wake-up pin (by pin change)

#### 15. Max. 26 Programmable I/O pins

- CMOS Output
- Pseudo-Open-Drain, or Open-Drain Output
- Schmitt Trigger Input
- Pin Pull-up can be Enabled or Disabled

#### 16. Independent RC Oscillating Watch Dog Timer

• 400ms/200ms/100ms/50ms selectable WDT timeout options



#### 17. Five types Reset

- Power on Reset
- Selectable External Pin Reset
- Selectable Watch Dog Reset
- Software Command Reset
- Selectable Low Voltage Reset

#### **18. 16-level Low Voltage Reset**

2.25V / 2.40V / 2.55V / 2.70V / 2.80V / 2.95V / 3.10V / 3.25V / 3.40V / 3.55V / 3.70V / 3.85V / 4.0V / 4.15V / 4.30V / 4.45V

#### 19. 15-level Low Voltage Detect

2.40V / 2.55V / 2.70V / 2.80V / 2.95V / 3.10V / 3.25V / 3.40V / 3.55V / 3.70V / 3.85V / 4.0V /
 4.15V / 4.30V / 4.45V

#### **20. Five Power Operation Modes**

• Fast/Slow/Idle/Halt/Stop mode

#### 21. Integrated 16-bit Cyclic Redundancy Check function

#### 22. Multiplication and division

- 8 bits Multiplier & Divider (standard 8051)
- 16 bits Multiplier & Divider
- 32 bits ÷ 16 bits Divider

#### 23. On-chip Debug/ICE interface

- Use P3.0/P3.1 pin or P2.0/P2.1 pin
- Share with ICP programming pin
- Mass production writer only supports P3.0/P3.1

#### 24. Operating Voltage and Current

- V<sub>CC</sub> =2.2V ~ 5.5V @F<sub>SYS</sub>=16.588 MHz
- $I_{CC} = 0.1 \mu A$  @Stop mode, PWRSAV=1,  $V_{CC} = 3V$
- $I_{CC} = 6\mu A$  @Halt mode, PWRSAV=1,  $V_{CC} = 3V$
- $I_{CC} = 9\mu A$  @Idle mode, PWRSAV=1, LVRPD=0x37,  $V_{CC}=3V$

#### 25. Operating Temperature Range

•  $-40^{\circ}C \sim +105^{\circ}C$ 

#### 26. Package Types

- 10-pin MSOP (118 mil)
- 16-pin SOP (150 mil)
- 20-pin TSSOP (173 mil)
- 20-pin SOP (300 mil)
- 20-pin QFN (3x3x0.75-0.4mm) (L=0.25mm)




- 24-pin SSOP (150 mil)
- 28-pin SOP (300 mil)
- 28-pin SSOP (150 mil)
- 28-pin QFN (4x4x0.75-0.4mm)




## PIN ASSIGNMENT


\*UART default pin is P30, P31, user can set P02, P16 instead by TXRXSEL (SFR 93h.7) \*Master I<sup>2</sup>C SDA default pin is P35, user can set P16 instead by MSDASEL (SFR B7h.7) \*Master I<sup>2</sup>C SCL default pin is P13, user can set P02 instead by MSCLSEL (SFR B7h.6)

For low power applications, all digital I/Os (including unbonding or unused) should avoid high-impedance settings.





















# PIN DESCRIPTION

Name	In/Out	Pin Description
P0.0~P0.7 P1.0~P1.7 P2.0~P2.1 P3.3~P3.7	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "open-drain" output. Pull-up resistors are assignable by software. These pin's level change can interrupt/wake up CPU from Idle/Halt/Stop mode.
P3.0~P3.2	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or " <b>pseudo open drain</b> " output. Pull-up resistors are assignable by software. These pin's level change can interrupt/wake up CPU from Idle/Halt/Stop mode.
INTO, INT1	Ι	External low level or falling edge Interrupt input, Idle/Halt/Stop mode wake up input.
INT2	Ι	External falling edge Interrupt input, Idle/Halt /Stop mode wake up input.
RXD	I/O	UART Mode0 transmit & receive data, Mode1/2/3 receive data
TXD	I/O	UART Mode0 transmit clock, Mode1/2/3 transmit data. In One Wire UART mode, this pin transmits and receives serial data.
T0, T1, T2	Ι	Timer0, Timer1, Timer2 event count pin input.
T2EX	Ι	Timer2 external trigger input.
T0O	0	Timer0 overflow divided by 64 output
T10	0	Timer1 overflow divided by 2 output
T2O	0	Timer2 overflow divided by 2 output
PWM1~PWM6 PWM0P/PWM0N	0	16 bit PWM output
ADC0~ADC11, ADC16~ADC22	Ι	ADC input
LCDC0~LCDC3	0	LCD 1/2 bias output
SCL	I/O	Master I <sup>2</sup> C (MIIC) SCL
SDA	I/O	Master I <sup>2</sup> C (MIIC) SDA
RSTn	Ι	External active low reset input, Pull-up resistor is fixed enable.
VCC, VSS	Р	Power input pin and ground



# PIN SUMMERY

Pin Number			I	npu	ıt	C	)utp	ut			lter Fun			I	MISC
QFN-28	Pin Name	Type	Pull-up Control	Wake up	Ext. Interrupt	CMOS Push-Pull	Pseudo Open Drain	Open Drain	LCD	ADC	UART	PWM	Timer	MIIC	
1	RXD/ADC6/P3.0	I/O	0	•		٠	٠	•		•	٠				
2	INT2/RSTn/P3.7	I/O	0	•	•	•		•							Reset
3	INT0/ADC5/P3.2	I/O	0	•	•	•	•	•		•					
4	INT1/ADC4/P3.3	I/O	0	•	٠	•		•		•					
5	VSS	Р													
6	SDA/TXD/ADC19/P1.6	I/O	0	٠		٠		٠		•	٠			٠	
7	VCC	Р													
8	PWM4/PWM2/PWM0N/P3.6	I/O	0	•		•		٠				٠			
9	T10/T1/SDA/PWM0P/P3.5	I/O	0	•		•		•				•	•	•	T1O
10	P2.1	I/O	0	٠		•		٠							
11	P2.0	I/O	0	٠		•		٠							
12	LCDC3/PWM4/ADC18/P1.5	I/O	0	٠		•		٠	•	٠		٠			
13	LCDC2/PWM5/ADC17/P1.4	I/O	0	•		•		•	•	•		٠			
14	SCL/LCDC1/PWM6/ADC16/P1.3	I/O	0	•		•		٠	•	•		٠		•	
15	LCDC0/PWM1/P1.2	I/O	0	•		•		•	•			•			
16	T2EX/PWM2/ADC3/P1.1	I/O	0	٠		٠		٠		•		٠	•		
17	T2O/T2/PWM3/ADC2/P1.0	I/O	0	۲		•		۲		•		•	•		T2O
18	PWM4/ADC20/P0.0	I/O	۲	۲		٠				۲		٠			
19	PWM5/ADC21/P0.1	I/O	۲	•		•				•		•			
20	SCL/RXD/PWM1/ADC22/P0.2	I/O	۲	•		٠				٠	٠	٠		•	
21	PWM0P/PWM6/ADC1/P0.3		۲	۲		•				•		•			
22	PWM4/PWM1/PWM0N/ADC0/P0.4	I/O	۲	٠		٠				٠		٠			
23	ADC11/P0.5	I/O	۲	•		•				•					
24	PWM5/PWM1/P0.6	I/O	۲	•		•						٠			
25	PWM6/ADC10/P0.7	I/O	۲	•		•				•		٠			
26	ADC9/P1.7	I/O	0	•		•		•		•					
27	/T00 /T0/PWM3/ADC8/P3.4	I/O	0	•		•		•		•		•	•		TOO
28	TXD /ADC7/P3.1	I/O	0	•		•	•	•		•	٠				

PS:

• Port1, P2.0, P2.1, Port3 these pins control Pull up resistor by operation modes

● Port0 control Pull up resistor while POOE.n=0 and P0.n=1



## FUNCTIONAL DESCRIPTION

#### 1. CPU Core

In the 8051 architecture, the C programming language is used as a development platform. The TM52 device features a fast 8051 core in a highly integrated microcontroller, allowing designers to be able to achieve improved performance compared to a classic 8051 device. TM52 series microcontrollers provide a complete binary code with standard 8051 instruction set compatibility, ensuring an easy migration path to accelerate the development speed of system products. The CPU core includes an ALU, a program status word (PSW), an accumulator (ACC), a B register, a stack point (SP), DPTRs, a program counter, an instruction decoder, and core special function registers (SFRs).

#### **1.1 Accumulator (ACC)**

This register provides one of the operands for most ALU operations. Accumulators are generally referred to as A or Acc and sometimes referred to as Register A. In this document, the accumulator is represented as "A" or "ACC" including the instruction table. The accumulator, as its name suggests, is used as a general register to accumulate the intermediate results of a large number of instructions. The accumulator is the most important and frequently used register to complete arithmetic and logical operations. It holds the intermediate results of most arithmetic and logic operations and assists in data transportation.

SFR E0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

E0h.7~0 ACC: Accumulator

#### 1.2 B Register (B)

The "B" register is very similar to the ACC and may hold a 1 Byte value. This register provides the second operand for multiply or divide instructions. Otherwise, it may be used as a scratch pad register. The B register is only used by two 8051 instructions, MUL and DIV. When A is to be multiplied or divided by another number, the other number is stored in B. For MUL and DIV instructions, it is necessary that the two operands are in A and B.

#### ex: DIV AB

When this instruction is executed, data inside A and B are divided, and the answer is stored in A.

SFR F0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
В	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F0h.7~0 **B:** B register



#### **1.3 Stack Pointer (SP)**

The SP register contains the Stack Pointer. The Stack Pointer is used to load the program counter into memory during LCALL and ACALL instructions and is used to retrieve the program counter from memory in RET and RETI instructions. The stack may also be saved or loaded using PUSH and POP instructions, which also increment and decrement the Stack Pointer.

SFR 81h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
SP		SP											
R/W		R/W											
Reset	0	0	0	0	0	1	1	1					

81h.7~0 **SP:** Stack Point

#### **1.4 Dual Data Pointer (DPTRs)**

TM52 device has two DPTRs, which share the same SFR address. Each DPTR is 16 bits in size and consists of two registers: the DPTR high byte (DPH) and the DPTR low byte (DPL). The DPTR is used for 16-bit-address external memory accesses, for offset code byte fetches, and for offset program jumps. Setting the DPSEL control bit allows the program code to switch between the two physical DPTRs.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
DPL	DPL											
R/W	R/W											
Reset	0	0	0	0 0 0 0 0								

82h.7~0 **DPL:** Data Point low byte

SFR <b>83h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
DPH		DPH											
R/W		R/W											
Reset	0	0	0	0	0	0	0	0					

83h.7~0 **DPH:** Data Point high byte

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	VBGEN	ADSOC	CLRPWM0	CLRPWM1	_	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	1	1		0

F8h.0 **DPSEL:** Active DPTR Select



#### **1.5 Program Status Word (PSW)**

This register contains status information resulting from CPU and ALU operations. The instructions that affect the PSW are listed below.

Instruction		Flag	
instruction	С	OV	AC
ADD	Х	Х	Х
ADDC	Х	Х	Х
SUBB	Х	Х	Х
MUL	0	Х	
DIV	0	Х	
DA	Х		
RRC	Х		
RLC	Х		
SETB C	1		

Instruction		Flag	
mstruction	С	OV	AC
CLR C	0		
CPL C	Х		
ANL C, bit	Х		
ANL C, /bit	Х		
ORL C, bit	Х		
ORL C, /bit	Х		
MOV C, bit	Х		
CJNE	Х		

A "0" means the flag is always cleared, a "1" means the flag is always set and an "X" means that the state of the flag depends on the result of the operation.

SFR D0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

D0h.7 **CY:** ALU carry flag

D0h.6 AC: ALU auxiliary carry flag

D0h.5 **F0:** General purpose user-definable flag

D0h.4~3 **RS1, RS0:** The contents of (RS1, RS0) enable the working register banks as:

00: Bank 0 (00h~07h)

01: Bank 1 (08h~0Fh)

10: Bank 2 (10h~17h)

11: Bank 3 (18h~1Fh)

- D0h.2 **OV:** ALU overflow flag
- D0h.1 **F1:** General purpose user-definable flag
- D0h.0 **P:** Parity flag. Set/cleared by hardware each instruction cycle to indicate odd/even number of "one" bits in the accumulator.

		PS	W				]									
Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	1									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	]									
AC	FO	RS1	RS0	OV	F1	Р										
				$\overline{)}$												
										Reg	gister	r Bar	ık 3	-		1Fh
	-						18h	<b>R</b> 0	R1	R2	R3	R4	R5	R6	<b>R</b> 7	
RSI										Reg	gister	r Bar	nk 2			1.71
		1					10h	R0	R1	R2	R3	R4	R5	R6	R7	17h
		1	0	)	2					Reg	gister	r Bar	nk 1			1
		0	1		1		08h	R0	R1	R2	R3	R4	R5	R6	R7	0Fh
		0	0	)	0		Register Bank 0									
								RO	R1	<u> </u>	1	1	1	R6	<b>R</b> 7	07h
							00h	RU	KI	112	KJ		10	1.0	<b>K</b> /	J
	R/W	R/W R/W AC FO	Bit 6 Bit 5 Bit 4 R/W R/W R/W AC FO RS1	R/W       R/W       R/W         AC       FO       RS1       RS0         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1 mark       Image: RS1 mark       Image: RS1 mark         Image: RS1 mark       Image: RS1 mark       Image: RS1	Bit 6     Bit 5     Bit 4     Bit 3     Bit 2       R/W     R/W     R/W     R/W     R/W     R/W       AC     FO     RS1     RS0     OV       RS1     RS0     I       1     1     0       0     0     1	Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1         R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1         RS1       RS0       OV       Ban         1       1       3       3         1       0       2       0       1       1	Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       OV       F1       3         1       1       3       1       0       2         0       1       1       1       1       1	Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         OU         F1         18h         18h         10h         10h         10h         10h         10h         10h         10h         10h         10h         0 <td>Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         Bank         18h         R0         10h         R0           1         1         3         10h         R0         0         0         0         R0           R0         0         0         0         R0         R0         R0         R0</td> <td>Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         OV         F1         18h         R0         R1           1         1         3         10h         R0         R1           0         1         1         0         2           0         0         0         0         0         R0         R1           R0         R1         R0         R1         R0         R1</td> <td>Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         Bank         18h         R0         R1         R2           1         1         3         10h         R0         R1         R2           0         1         1         3         08h         R0         R1         R2           0         0         0         0         R4         R4         R4           R0         R1         R2         R4         R4         R4           1         0         2         R4         R4         R4           10h         R0         R1         R2         R4         R4           0         0         0         0         R4         R4           R0         R1         R2         R4         R4         R4</td> <td>Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         Bank         18h         R0         R1         R2         R3           1         1         3         10h         R0         R1         R2         R3           0         1         1         3         00h         R1         R2         R3           0         0         0         0         R1         R2         R3           R0         R1         R2         R3         R6         R1         R2         R3           0         0         0         0         0         0         R0         R1         R2         R3           R0         R1         R2         R3         R3         R3         R3         R3         R3</td> <td>Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       OV       F1       P         Image: RS1       RS0       Bank       18h       R0       R1       R2       R3       R4         1       1       3       10h       R0       R1       R2       R3       R4         0       1       1       3       08h       R0       R1       R2       R3       R4         0       1       1       3       08h       R0       R1       R2       R3       R4         0       0       0       0       0       R3       R4       R4       R3       R4         0       0       0       0       0       0       R1       R2       R3       R4         0       0       0       0       R1       R2       R3       R4         R0       R1       R2       R3       R4       R4       R3       R4<td>Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         OV         F1         P           Item 1         3         10h         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         0         0         0         0         0         R4         R5           Item 1         1         0         0         0         R1         R2         R3         R4         R5           Item</td><td>Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       OV       F1       P         Image: RS1       RS0       Bank       Image: Rs1       RS       Rs1       RS         1       1       3       10h       R1       R2       R3       R4       R5       R6         1       0       2       10h       R1       R2       R3       R4       R5       R6         0       1       1       3       10h       R1       R2       R3       R4       R5       R6         0       0       0       0       R0       R1       R2       R3       R4       R5       R6         0       0       0       0       R0       R1       R2       R3       R4       R5       R6         0       0       0       R0       R1       R2       R3       R4       R5       R6         R0       R1       R2</td><td>Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       Bank       18h       R0       R1       R2       R3       R4       R5       R6       R7         1       1       3       10h       R0       R1       R2       R3       R4       R5       R6       R7         0       1       1       3       08h       R0       R1       R2       R3       R4       R5       R6       R7         0       0       0       0       0       0       0       0       R6       R1       R2       R3       R4       R5       R6       R7         0       0       0       0       0       0       0       R1       R2       R3       R4       R5       R6       R7         08h       R0       R1       R2       R3       R4       R5       R6       R7         00       0       0       0</td></td>	Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         Bank         18h         R0         10h         R0           1         1         3         10h         R0         0         0         0         R0           R0         0         0         0         R0         R0         R0         R0	Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         OV         F1         18h         R0         R1           1         1         3         10h         R0         R1           0         1         1         0         2           0         0         0         0         0         R0         R1           R0         R1         R0         R1         R0         R1	Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         Bank         18h         R0         R1         R2           1         1         3         10h         R0         R1         R2           0         1         1         3         08h         R0         R1         R2           0         0         0         0         R4         R4         R4           R0         R1         R2         R4         R4         R4           1         0         2         R4         R4         R4           10h         R0         R1         R2         R4         R4           0         0         0         0         R4         R4           R0         R1         R2         R4         R4         R4	Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         Bank         18h         R0         R1         R2         R3           1         1         3         10h         R0         R1         R2         R3           0         1         1         3         00h         R1         R2         R3           0         0         0         0         R1         R2         R3           R0         R1         R2         R3         R6         R1         R2         R3           0         0         0         0         0         0         R0         R1         R2         R3           R0         R1         R2         R3         R3         R3         R3         R3         R3	Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       OV       F1       P         Image: RS1       RS0       Bank       18h       R0       R1       R2       R3       R4         1       1       3       10h       R0       R1       R2       R3       R4         0       1       1       3       08h       R0       R1       R2       R3       R4         0       1       1       3       08h       R0       R1       R2       R3       R4         0       0       0       0       0       R3       R4       R4       R3       R4         0       0       0       0       0       0       R1       R2       R3       R4         0       0       0       0       R1       R2       R3       R4         R0       R1       R2       R3       R4       R4       R3       R4 <td>Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         OV         F1         P           Item 1         3         10h         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         0         0         0         0         0         R4         R5           Item 1         1         0         0         0         R1         R2         R3         R4         R5           Item</td> <td>Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       OV       F1       P         Image: RS1       RS0       Bank       Image: Rs1       RS       Rs1       RS         1       1       3       10h       R1       R2       R3       R4       R5       R6         1       0       2       10h       R1       R2       R3       R4       R5       R6         0       1       1       3       10h       R1       R2       R3       R4       R5       R6         0       0       0       0       R0       R1       R2       R3       R4       R5       R6         0       0       0       0       R0       R1       R2       R3       R4       R5       R6         0       0       0       R0       R1       R2       R3       R4       R5       R6         R0       R1       R2</td> <td>Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       Bank       18h       R0       R1       R2       R3       R4       R5       R6       R7         1       1       3       10h       R0       R1       R2       R3       R4       R5       R6       R7         0       1       1       3       08h       R0       R1       R2       R3       R4       R5       R6       R7         0       0       0       0       0       0       0       0       R6       R1       R2       R3       R4       R5       R6       R7         0       0       0       0       0       0       0       R1       R2       R3       R4       R5       R6       R7         08h       R0       R1       R2       R3       R4       R5       R6       R7         00       0       0       0</td>	Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           R/W         R/W         R/W         R/W         R/W         R/W         R/W           AC         FO         RS1         RS0         OV         F1         P           RS1         RS0         OV         F1         P           Item 1         3         10h         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         3         10h         R0         R1         R2         R3         R4         R5           Item 1         0         0         0         0         0         R4         R5           Item 1         1         0         0         0         R1         R2         R3         R4         R5           Item	Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       OV       F1       P         Image: RS1       RS0       Bank       Image: Rs1       RS       Rs1       RS         1       1       3       10h       R1       R2       R3       R4       R5       R6         1       0       2       10h       R1       R2       R3       R4       R5       R6         0       1       1       3       10h       R1       R2       R3       R4       R5       R6         0       0       0       0       R0       R1       R2       R3       R4       R5       R6         0       0       0       0       R0       R1       R2       R3       R4       R5       R6         0       0       0       R0       R1       R2       R3       R4       R5       R6         R0       R1       R2	Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W         AC       FO       RS1       RS0       OV       F1       P         RS1       RS0       Bank       18h       R0       R1       R2       R3       R4       R5       R6       R7         1       1       3       10h       R0       R1       R2       R3       R4       R5       R6       R7         0       1       1       3       08h       R0       R1       R2       R3       R4       R5       R6       R7         0       0       0       0       0       0       0       0       R6       R1       R2       R3       R4       R5       R6       R7         0       0       0       0       0       0       0       R1       R2       R3       R4       R5       R6       R7         08h       R0       R1       R2       R3       R4       R5       R6       R7         00       0       0       0



#### 2. Memory

#### 2.1 Program Memory (Support IAP)

The Chip has an 8K Bytes Flash program memory which can support In Circuit Programming (ICP), In Application Programming (IAP) and In System Programming (ISP) function modes. The program memory address continuous space (0000h~1FFFh) is partitioned to several sectors for device operation.

#### 2.1.1 Functional Partition

The last 16 bytes (1FF0h~1FFFh) of program memory is defined as chip Configuration Word (CFGW), which is loaded into the device control registers upon power on reset (POR). The 0000h~007Fh is occupied by Reset/Interrupt vectors as standard 8051 definition. The address space 1F00h~1FEFh is defined as the IAP area. In the in-circuit emulation (ICE) mode, user also needs to reserve the address space 0D00h~0FFFh for ICE System communication.CRC16H/L is the reserved area of the checksum. Tenx can provide a CRC verification subroutine. The user can calculate the checksum by the CRC verification subroutine to compare with CRC16H/L and check the validity of the ROM code.

	8K Bytes Program Memory
0000h	
	Reset/Interrupt Vector
007Fh	
0080h	
	User Code area
OCEEL	
0CFFh	
0D00h	
<b>0FFFh</b>	ICE mode reserve area
1000h	
	User Code area
1EFFh	
1F00h	
	IAP-Free area
1FEFh	
1FF0h	CRC16L
1FF1h	CRC16H
1FF2h	
	tenx reserve area
1FFAh	
1FFBh	CFGBG
1FFDh	CFGWL (FRC)
1FFFh	CFGWH

8K Bytes Program Memory



#### 2.1.2 Flash ICP Mode

The Flash memory can be programmed by the tenx proprietary writer (**TWR98/TWR99**), which needs at least four wires (VCC, VSS, P3.0 and P3.1) to connect to this chip. If user wants to program the Flash memory on the target circuit board (In Circuit Program, ICP), these pins must be reserved sufficient freedom to be connected to the Writer.

#### 2.1.3 Flash IAP Mode

The chip has "In Application Program" (IAP) capability, which allows software to read/write data from/to the Flash memory during CPU run time as conveniently as data EEPROM access. The IAP function is byte writable, meaning that the chip does not need to erase one Flash page before write. The available IAP data space is 240 Bytes after chip reset, and can be re-defined by the "IAPALL" control register as shown below.

	8K Bytes Flash Program memory		Flash memory	IAPALL	MOVC Accessible	MOVX (IAP) Accessible
0000h			0000h~1EFFh	0	Yes	No
1EFFh	IAF-All alea	00	000011~12FF1	1	Yes	Yes
1F00h 1FEFh	IAP-Free area		1F00h~1FEFh	Х	Yes	Yes
1FF0h			1FF0h~1FFEh	0	Yes	No
	CFGW area			1	Yes	Yes
1FFFh			1FFFh	Х	Yes	No

In IAP mode, the program Flash memory is separated into three sectors: IAP-All area, IAP-Free area, and CFGW area. These four sectors are regulated differently.

The **IAP-All area** is protected by the IAPALL register to prevent IAP mode from writing application data to the program area, resulting in a program code error that cannot be repaired. The size of this area is 7936 Bytes. Enabling IAPALL requires writing 65h to SFR SWCMD 97h to set the IAPALL control flag. Then, software can use MOVX instructions to write application data to flash memory from 0000h to 1EFFh. If user wants to disable IAPALL function, user can write other values to SFR SWCMD 97h to clear the IAPALL control flag. User must be careful not to overwrite program code which is already resided on the same Flash memory area.

The **IAP-Free area** has no control bit to protect. It can be used to reliably store system application data that needs to be programmed once or periodically during system operation. Other areas of Flash memory can be used to store data, but this area is usually better. The size of this area is 240 Bytes, equivalent to an EEPROM, and Flash memory can provide byte access to read and write commands.

The **CFGW area** has 16 data bytes, which is located at the last 16 addresses of Flash memory. The CFGWH is not accessible to IAP, while the CFGWL and CFGBG can be read or written by IAP in case the IAPALL flag is set. CFGWL is copied to the SFR F6h and CFGBG is copied to the SFR F5h after power on reset, software then take over CFGWL's and CFGBG's control capability by modifying the SFR F6h and F5h.



#### 2.1.4 IAP Mode Access Routines


**Flash IAP Write** is simply achieved by a "MOVX @DPTR, A" instruction while the DPTR contains the target Flash address (0000h~1FFEh), and the ACC contains the data being written. The chip accepts IAP write command only when IAPWE=1. Flash IAP writing one byte requires approximately 0.5 ms. Meanwhile the CPU stays in a waiting state, but all peripheral modules continue running during the writing time. The software must handle the pending interrupts after an IAP write. The chip has a build-in IAP Time-out function for escaping write fail state.


Flash IAP writing needs higher V<sub>CC</sub> voltage, V<sub>CC</sub>>4V, VCC capacitance greater than 220uF.

Because the Program memory and the IAP data space share the same entity, **Flash IAP Read** can be performed by the "MOVC" instruction as long as the target address points to the 0000h~1FFEh area. A Flash IAP read does not require extra CPU wait time.

IAP example:

; need 4.	$0V < V_{CC} < 5.5V$	
MOV	DPTR, #1F00h	; DPTR=1F00h=target IAP address
MOV	A, #5Ah	; A=5Ah=target IAP write data
MOV	AUX2, #04h	; IAP Time-Out function enable
MOV	SWCMD, #65h	; Set flash IAP range (optional)
MOV	IAPWE, #47h	; IAP write enable
MOVX	@DPTR, A	; Flash[1F00h] =5Ah, after IAP write
		; 1ms~2ms H/W writing time, CPU wait
MOV	IAPWE, #00h	; IAP write disable, immediately after IAP write
CLR	А	; A=0
MOVC	A, @A+DPTR	; Read. A=5Ah







涑



SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SWCMD		IAPALL/SWRST										
SWCMD			WDTO	IAPALL								
R/W		W										
Reset			-	_			0	0				

97h.7~0 **IAPALL (W):** 

Write 65h, the available range of flash memory IAP is 0000h~1FEFh (IAPALL read back value is 1) Write 00h, the available range of flash memory IAP is 1F00h~1EFFh (IAPALL read back value is 0)

#### 97h.0 IAPALL (R):

0: Flash memory 0000h~1EFFh cannot use IAP, only 1F00h~1EFFh can use IAP

1: Flash memory 0000h~1EFFh and 1F00h~1EFFh can use IAP.

SFR C9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
IAPWE		IAPWE/EEPWE									
	IAPWE	IAPTO	EEPWE	_							
R/W	R	R	R			W					
Reset	0	0	0			_					

C9h.7~0 **IAPWE (W):** Write 47h to set IAPWE control flag; Write E2h to set EEPWE control flag; Write other value to clear IAPWE and EEPWE flag. It is recommended to clear it immediately after IAP or EEPROM write.

C9h.7 IAPWE (R): Flag indicates Flash memory can be written by IAP or not, 1=IAP Write enable.

C9h.6 **IAPTO (R):** IAP (or EEPROM write) Time-Out flag, Set by H/W when IAP (or EEPROM write) Time-out occurs. Cleared by H/W when IAPWE=0 (or EEPWE=0).

SFR E5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
LVRPD		LVRPD											
W		W											
Reset		0											

E5h.7~0 **LVRPD:** LVR and POR power down option Write 0x37 to force LVR disable, POR disable Write 0x38 to force LVR disable, POR enable

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WD	DTE	PWRSAV	VBGOUT	DIV32	IAI	PTE	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	1	1	0

F7h.2~1 IAPTE: IAP (or EEPROM) write watchdog timer enable

00: Disable

01: wait1.6mS trigger watchdog time-out flag, and escape the write fail state

10: wait 3.2mS trigger watchdog time-out flag, and escape the write fail state

11: wait 12.8mS trigger watchdog time-out flag, and escape the write fail state


#### 2.1.5 Flash ISP Mode

The "In System Programming" (ISP) usage is similar to IAP, except the purpose is to refresh the Program code. User can use UART or other method to get new Program code from external host, then writes code as the same way as IAP. ISP operation is complicated; basically it needs to assign a Boot code area to the Flash which does not change during the ISP process.



#### 2.2 EEPROM Memory

The chip contains 128 bytes of data EEPROM memory. It is organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 50K write/erase cycles.



(Only even addresses can be used, odd addresses are invalid)

**The EEPROM Write** usage is similar to Flash IAP mode. It is simply achieved by a "MOVX @DPTR, A" instruction while the DPTR contains the target EEPROM address (EE00h~EEFEh, ADDR=ADDR+2), and the ACC contains the data being written. EEPROM writing requires approximately 2 ms @V<sub>CC</sub>=3V, 1 ms @V<sub>CC</sub>=5V. Meanwhile, the CPU stays in a waiting state, but all peripheral modules (Timers, LED, and others) continue running during the writing time. The software must handle the pending interrupts after an EEPROM write. The chip has a build-in EEPROM Time-out function shared with Flash IAP for escaping write fail state. EEPROM writing needs V<sub>CC</sub>>3.0V. Besides, S/W must disable WDT before EEPROM Write.

**The EEPROM Read** can be performed by the "MOVX A, @DPTR" instruction as long as the target address points to the EE00h~EEFEh area. The EEPROM read does require approximately 300ns.

; EEPRO	M example code	
; need 3.0	$V < V_{CC} < 5.5V \& WDT$	disable
ANL	AUX2, #03Fh	;Disable WDT
MOV	DPTR, #0EE00h	; DPTR=EE00h=target EEPROM[0] address
MOV	A, #0A5h	; A=A5h=target EEPROM[0] write data
MOV	EEPWE, #0E2h	; EEPROM write enable
ORL	AUX2, #004h	; EEPROM Time-Out function enable
MOVX	@DPTR, A	; EEPROM[0]=A5h, after EEPROM write
		; 1ms~2ms H/W writing time, CPU wait
MOV	EEPWE, #000h	; EEPROM write disable, immediately after EEPROM write
CLR	А	; A=0
MOVX	A, @DPTR	; A=A5h



SFR C9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				IAPWE/	EEPWE			
IAPWE	IAPWE	IAPTO	EEPWE			_		
R/W	R	R	R			W		
Reset	0	0	0			_		

C9h.7~0 **EEPWE (W):** Write 47h to set IAPWE control flag; Write E2h to set EEPWE control flag; Write other value to clear IAPWE and EEPWE flag. It is recommended to clear it immediately after IAP or EEPROM write.

C9h.5 **EEPWE (R):** Flag indicates EEPROM memory can be written or not, 1=EEPROM Write enable.

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WI	DTE	PWRSAV	VBGOUT	DIV32	IAI	РТЕ	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	1	1	0

F7h.7~6 **WDTE:** Watchdog Timer Reset control

0x: Watchdog Timer Reset disable

10: Watchdog Timer Reset enable in Fast/Slow mode, disable in Idle/Halt/Stop mode

11: Watchdog Timer Reset always enable

F7h.2~1 IAPTE: IAP (or EEPROM) write watchdog timer enable

00: Disable

01: wait1.6mS trigger watchdog time-out flag, and escape the write fail state

10: wait 3.2mS trigger watchdog time-out flag, and escape the write fail state


11: wait 12.8mS trigger watchdog time-out flag, and escape the write fail state

C9h.6 **IAPTO (R):** IAP (or EEPROM write) Time-Out flag, Set by H/W when IAP (or EEPROM write) Time-out occurs. Cleared by H/W when IAPWE=0 (or EEPWE=0).



#### 2.3 Data Memory

As the standard 8051, the Chip has both Internal and External Data Memory space. The Internal Data Memory space consists of 256 Bytes IRAM and SFRs, which are accessible through a rich instruction set. The External Data Memory space consists of 256 Bytes XRAM, 128 Bytes EEPROM and IAP Flash, which can be only accessed by MOVX instruction.



# XRAM

#### IRAM

IRAM is located in the 8051 internal data memory space. The whole 256 Bytes IRAM are accessible using indirect addressing but only the lower 128 Bytes are accessible using direct addressing. There are four directly addressable register banks (switching by PSW), which occupy IRAM space from 00h to 1Fh. The address 20h to 2Fh 16 Bytes IRAM space is bit-addressable. IRAM can be used as scratch pad registers or program stack.

#### XRAM


XRAM is located in the 8051 external data memory space (address from FF00h to FFFFh). The 256Bytes XRAM can be only accessed by "MOVX" instruction.

#### 2.4 Special Function Register (SFR)

All peripheral functional modules such as I/O ports, Timers and UART operations for the chip are accessed via Special Function Registers (SFRs). These registers occupy upper 128 Bytes of direct Data Memory space locations in the range 80h to FFh. There are 14 bit-addressable SFRs (which means that eight individual bits inside a single byte are addressable), such as ACC, B register, PSW, TCON, SCON, and others. The remaining SFRs are only byte addressable. SFRs provide control and data exchange with



the resources and peripherals of the Chip. The TM52 series of microcontrollers provides complete binary code with standard 8051 instruction set compatibility. Beside the standard 8051 SFRs, the Chip implements additional SFRs used to configure and access subsystems such as the ADC/LCD, which are unique to the Chip.



_	8/0	9/1	A/2	B/3	C/4	D/5	E/6	F/7
F8h	AUX1							
F0h	В	CRCDL	CRCDH	CRCIN		CFGBG	CFGWL	AUX2
E8h		PWM4DH	PWM4DL	PWM5DH	PWM5DL	PWM6DH	PWM6DL	
E0h	ACC	MICON	MIDAT	LVRCON	LVDCON		EXA	EXB
D8h	CLKCON	PWM0PRDH	PWM0PRDL	PWM1PRDH	PWM1PRDL	PWM3DH	PWM3DL	
D0h	PSW	PWM0DH	PWM0DL	PWM1DH	PWM1DL	PWM2DH	PWM2DL	
C8h	T2CON	IAPWE	RCP2L	RCP2H	TL2	TH2	EXA2	EXA3
C0h						POWKUP	P2WKUP	P3WKUP
B8h	IP	IPH	IP1	IP1H				
B0h	P3						PWMOE1	PWMOE2
A8h	IE	INTE1	ADCDL	ADCDH			CHSEL	PODIE
A0h	P2	PWMCON	P1MODL	P1MODH	P3MODL	P3MODH	PWMOE0	PWMCON2
98h	SCON	SBUF						
90h	P1	POOE	P1LOE	PINMOD	OPTION	INTFLG	P1WKUP	SWCMD
88h	TCON	TMOD	TL0	TL1	TH0	TH1		
80h	P0	SP	DPL	DPH	INTE2	INTFLG2		PCON



#### 3. Reset

The chip has five types of reset (Reset) methods. Power-on reset (POR), external pin reset (XRST), software reset (SWRST), watchdog timer reset (WDTR) and low voltage reset (LVR), SFR returns to default values after reset.

#### **3.1** Power on Reset (POR)

After power-on reset, the device stays in the reset state and performs chip preheating for 40mS. A poweron reset requires the voltage on the VCC pin to discharge to near the VSS level before rising above 2.2V. POR is automatically turned off when the chip enters HALT/STOP mode and can be enabled/disabled by LVRPD (SFR E5h).

#### **3.2 External Pin Reset (XRST)**

External Pin Reset is active low. It needs to keep at least 2 SRC clock cycle long to be seen by the Chip. Can be enabled/disabled by CFGWH.

#### 3.3 Software Command Reset (SWRST)

Software reset is generated by writing data 56h to SWCMD (SFR 97h).

#### 3.4 Watchdog Timer Reset (WDTR)

WDT overflow reset is controlled by WDTE (SFR F7h.7~6). The WDT uses SRC as the count time base, runs in FAST/SLOW clock mode, and optionally runs or stops in IDLE/HALT/STOP clock mode. The watchdog timer overflow speed can be defined by WDTPSC (SFR 94h.5~4). WDT is cleared by CLRWDT (SFR F8h.7) or reset.

#### 3.5 Low Voltage Reset (LVR)

Low voltage reset (LVR) can select 16 different voltage thresholds through CFGWH. When PWRSAV (SFR F7h.5) =1, the LVR will automatically turn off when the chip enters IDLE/HALT/STOP mode. It can be enabled/disabled by LVRPD (SFR E5h).

*Note:* refer to AP-TM52XXXX\_02S for LVR setting information



Operation	S	FR	CFGWH		E suting	Net
Mode	LVRPD	PWRSAV	LVRE	LVR	Function	Note
	0	X	0000	ON	LVR 2.25V	
	0	X	0001	ON	LVR 2.40V	
	0	X	0010	ON	LVR 2.55V	
	0	X	0011	ON	LVR 2.70V	
	0	X	0100	ON	LVR 2.80V	
	0	Х	0101	ON	LVR 2.95V	
	0	X	0110	ON	LVR 3.10V	
Fast	0	Х	0111	ON	LVR 3.25V	
Slow	0	Х	1000	ON	LVR 3.40V	
	0	Х	1001	ON	LVR 3.55V	
	0	X	1010	ON	LVR 3.70V	
	0	X	1011	ON	LVR 3.85V	
	0	X	1100	ON	LVR 4.00V	
	0	X	1101	ON	LVR 4.15V	
	0	X	1110	ON	LVR 4.30V	
	0	X	1111	ON	LVR 4.45V	
	0	0	0000	ON	LVR 2.25V	
	0	0	0001	ON	LVR 2.40V	
	0	0	0010	ON	LVR 2.55V	
	0	0	0011	ON	LVR 2.70V	
	0	0	0100	ON	LVR 2.80V	
	0	0	0101	ON	LVR 2.95V	
<b>T</b> 11	0	0	0110	ON	LVR 3.10V	
Idle Halt	0	0	0111	ON	LVR 3.25V	Current consumptio
Stop	0	0	1000	ON	LVR 3.40V	about 60uA
Stop	0	0	1001	ON	LVR 3.55V	
	0	0	1010	ON	LVR 3.70V	
	0	0	1011	ON	LVR 3.85V	
	0	0	1100	ON	LVR 4.00V	
	0	0	1101	ON	LVR 4.15V	_
	0	0	1110	ON	LVR 4.30V	
	0	0	1111	ON	LVR 4.45V	
Idle	0	1	XXXX	ON	Disable LVR Enable POR	Current consumption about 20uA
Halt Stop	0	1	XXXX	OFF	Disable	Minimum current consumption about 0.1uA
Fast Slow Idle	1	X	XXXX	ON	Disable LVR Enable POR	Current consumptio about 20uA
Halt Stop	1	X	XXXX	OFF	Disable	Minimum current consumption about 0.1uA

Note: The current consumption of Halt mode is more than STOP mode about 2 ~ 5uA, because SRC is enabled.



SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	_	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	_	R/W		R/W		R/W	
Reset	0	_	0	0	0	0	0	0

94h.5~4 WDTPSC: Watchdog Timer pre-scalar time select

00: 400ms WDT overflow rate

01: 200ms WDT overflow rate

10: 100ms WDT overflow rate

11: 50ms WDT overflow rate

SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SWCMD	IAPALL/SWRST										
R/W		W									
Reset			-	-			-	0			

97h.7~0 SWRST: Write 56h to generate S/W Reset

SFR E3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LVRCON	_	—	—	—	LVRSEL			
R/W	_	—	—	—	R/W	R/W	R/W	R/W
Reset	_	—	_	—	0	0	0	0

E3h.3~0 LVRSEL: Low Voltage Reset function select. (Same as CFGWH LVRE function)

U
0000: Set LVR at 2.25V
0001: Set LVR at 2.40V
0010: Set LVR at 2.55V
0011: Set LVR at 2.65V
0100: Set LVR at 2.80V
0101: Set LVR at 2.95V
0110: Set LVR at 3.10V
0111: Set LVR at 3.25V
1000: Set LVR at 3.40V
1001: Set LVR at 3.55V
1010: Set LVR at 3.70V
1011: Set LVR at 3.85V
1100: Set LVR at 4.00V
1101: Set LVR at 4.15V
1110: Set LVR at 4.30V
1111: Set LVR at 4.45V

SFR E5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
LVRPD	LVRPD											
W		W										
Reset	0											

FE5.7~0 **LVRPD:** LVR and POR power down option Write 0x37 to force LVR disable, POR disable Write 0x38 to force LVR disable, POR enable

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WDTE		PWRSAV	VBGOUT	DIV32	IAF	РΤΕ	MULDIV16



F7h.5

R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W	
Reset	0	0	0	0	0	1 1 0			
F7h.7~6 WDTE: Watchdog Timer Reset control									
0x: Watchdog Timer Reset disable									
10: Watchdog Timer Reset enable in Fast/Slow mode, disable in Idle/Halt/Stop mode									

11: Watchdog Timer Reset always enable

**PWRSAV:** chip power-saving option

Set 1 to reduce the chip's power consumption at Idle/Halt/Stop Mode

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	VBGEN	ADSOC	<b>CLRPWM0</b>	CLRPWM1	_	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	R/W
Reset	0	0	0	0	1	1	—	0

F8h.7 CLRWDT: Set to clear WDT, H/W auto clear it at next clock cycle

Flash <b>1FFFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROT	XRSTE		LV	PREAD	FRCPSC		
1FFFh.6	<b>XRSTE:</b> Ex	ternal Pin Re	set control					

1FFFh.6	<b>XRSTE:</b> External Pin Reset control
	0: Disable External Pin Reset
	1: Enable External Pin Reset
1FFFh.5~2	LVRE: Low Voltage Reset function select
	0000: Set LVR at 2.25V
	0001: Set LVR at 2.40V
	0010: Set LVR at 2.55V
	0011: Set LVR at 2.65V
	0100: Set LVR at 2.80V
	0101: Set LVR at 2.95V
	0110: Set LVR at 3.10V
	0111: Set LVR at 3.25V
	1000: Set LVR at 3.40V
	1001: Set LVR at 3.55V
	1010: Set LVR at 3.70V
	1011: Set LVR at 3.85V
	1100: Set LVR at 4.00V
	1101: Set LVR at 4.15V
	1110: Set LVR at 4.30V
	1111: Set LVR at 4.45V




#### 4. Clock Circuitry & Operation Mode

#### 4.1 System Clock

The Chip is designed with dual-clock system. During runtime, user can directly switch the System clock from fast to slow or from slow to fast. It also can directly select a clock divider of 1, 2, 4 or 16. The Fast clock can be selected as FRC (Fast Internal RC, 16.588 MHz). The Slow clock can be selected as SRC (Slow Internal RC, 80 KHz). Fast mode and Slow mode are defined as the CPU running at Fast and Slow clock speeds.

After Reset, the device is running at Slow mode with 80 KHz SRC. S/W should select the proper clock rate for chip operation safety. The higher  $V_{CC}$  allows the chip to run at a higher System clock frequency. In a typical condition, a 16 MHz System clock rate requires  $V_{CC}$  > 3.1V.

The **CLKCON** SFR controls the System clock operating. H/W automatically blocks the S/W abnormally setting for this register. S/W can only change the Slow clock type in Fast mode and change the Fast clock type in Slow mode. Never to write both STPFCK=1 & SELFCK=1. It is recommended to write this SFR bit by bit.



#### **Clock Structure**

*Note:* Because of the CLKPSC delay, it needs to wait for 16 clock cycles (max.) before switching Slow clock to Fast clock. Also refer to AP-TM52XXXXX\_01S and AP-TM52XXXXX\_02S about System Clock Application Note.



	CLKCON (D8h)				
SYSCLK	bit3	bit2			
	STPFCK	SELFCK			
Fast FRC	0	1			
Slow SRC	0/1	0			
Stop FRC	$0 \rightarrow 1$	0			
Switch to FRC	0	$0 \rightarrow 1$			
Switch to SRC	0	$1 \rightarrow 0$			

Flash <b>1FFDh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWL	_				FRCF			

1FFDh.6~0 **FRCF:** FRC frequency adjustment.

FRC is trimmed to 16.588 MHz in chip manufacturing. FRCF records the adjustment data.

SFR F6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CFGWL	_		FRCF							
R/W	_		R/W							
Reset		—	-	—	-	—	—	—		

F6h.6~0 **FRCF:** FRC frequency adjustment

00h= lowest frequency, 7Fh=highest frequency.

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	_	—	STPSCK	STPPCK	STPFCK	SELFCK	CLKPSC	
R/W	_	_	R/W	R/W	R/W	R/W	R/W	
Reset	_	_	0	0	0	0	1	1

D8h.5 **STPSCK**: Set 1 to stop slow clock in Stop mode.

D8h.4 **STPPCK:** Set 1 to stop UARTs/Timer0/Timer1/Timer2/ADC clock in Idle mode for current reducing. If set, only Timer3 and pin interrupts are alive in Idle Mode.

D8h.3 **STPFCK:** Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.

D8h.2 **SELFCK:** System clock source selection. This bit can be changed only when STPFCK=0. 0: Slow clock

1: Fast clock

D8h.1~0 CLKPSC: System clock prescaler. Effective after 16 clock cycles (Max.) delay.

00: System clock is Fast/Slow clock divided by 16

01: System clock is Fast/Slow clock divided by 4

10: System clock is Fast/Slow clock divided by 2

11: System clock is Fast/Slow clock divided by 1



#### 4.2 Operation Modes

There are 5 operation modes for this device. The power consumption is lower when the system clock speed is lower.

#### Fast Mode:

Fast Mode is defined as the CPU running at Fast clock speed.

#### Slow Mode:

Slow Mode is defined as the CPU running at Slow clock speed.

#### Idle Mode:

Idle Mode is entered by setting the **IDL** bit in PCON SFR.

Both Fast and Slow clock can be set as the System clock source in Idle Mode, but Slow clock is better for power saving. In Idle mode, the CPU puts itself to sleep while the on-chip peripherals stay active. The "STPPCK" bit in CLKCON SFR can be set to furthermore reduce Idle mode current. If STPPCK is set, only Timer3 and pin interrupts are alive in Idle Mode, others peripherals such as Timer0/1/2, UARTs and ADC are stop. The slower System clock rate also helps current saving. It can be achieved by setup the CLKPSC SFR to divide System clock frequency. Idle mode is terminated by Reset or enabled Interrupts wake up.

#### Halt Mode:

Halt Mode is entered by setting the **PD** bit in PCON SFR and clearing the **STPSCK** bit in CLKCON SFR.

In Halt mode, all clocks are stopped, but Timer3 and WDT may be on if they are enabled. Halt mode can be terminated by reset, pin wakeup or Timer3 interrupt.

#### **Stop Mode:**

Stop Mode is entered by setting the **PD** bit in PCON SFR.

This mode is the so-called "Power Down" mode in standard 8051. In Stop mode, all clocks stop except the WDT could be alive if it is enabled. Stop Mode is terminated by Reset or pin wake up.

*Note:* The chip cannot enter Halt/Stop Mode if the INTn pin is low and the INTn wake-up function is enabled. (INTn=0 and EXn=1, n=0,1,2)



SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD		_	_	GF1	GF0	PD	IDL
R/W	R/W	_	—	—	R/W	R/W	R/W	R/W
Reset	0		—	_	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter HALT/STOP mode.

87h.0 **IDL:** Idle mode control bit, set 1 to enter IDLE mode.

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WI	DTE	PWRSAV	VBGOUT	DIV32	IAI	PTE	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	1	1	0
	°	<u> </u>	0	Ŭ	V	+	*	U

F7h.4

**VBGOUT:** VBG voltage output to P3.2 0: Disable 1: Enable

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	_	-	STPSCK	STPPCK	STPFCK	SELFCK	CLKPSC	
R/W			R/W	R/W	R/W	R/W	R/W	
Reset		_	1	0	0	0	1	1

D8h.5 **STPSCK:** Set 1 to stop Slow clock in Stop mode.

D8h.4 **STPPCK:** Set 1 to stop UART/Timer0/Timer1/Timer2/ADC clock in Idle mode for current reducing. If set, only Timer3 and pin interrupts are alive in Idle Mode.

D8h.3 **STPFCK:** Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.

D8h.2 SELFCK: System clock source selection. This bit can be changed only when STPFCK=0.0: Slow clock 1: Fast clock

D8h.1~0 **CLKPSC:** System clock prescaler. Effective after 16 clock cycles (Max.) delay.

00: System clock is Fast/Slow clock divided by 16

01: System clock is Fast/Slow clock divided by 4

10: System clock is Fast/Slow clock divided by 2

11: System clock is Fast/Slow clock divided by 1



# 5. Interrupt & Wake-up

This Chip has a 13-source four-level priority interrupt structure. All enabled Interrupts can wake up CPU from Idle mode, but only the Pin Interrupts can wake up CPU from Halt/Stop mode. Each interrupt source has its own enable control bit. An interrupt event will set its individual Interrupt Flag, no matter whether its interrupt enable control bit is 0 or 1. The Interrupt vectors and flags are list below.

Vector	Flag	Description
0003	IEO	INTO external pin Interrupt (can wake up Halt/Stop mode)
000B	TF0	Timer0 Interrupt
0013	IE1	INT1 external pin Interrupt (can wake up Halt/Stop mode)
001B	TF1	Timer1 Interrupt
0023	RI+TI	Serial Port (UART) Interrupt
002B	TF2+EXF2	Timer2 Interrupt
0033	-	Reserved for ICE mode use
003B	TF3	Timer3 Interrupt
0043	PXIF	Port0~Port3 external pin change Interrupt (can wake up Halt/Stop mode)
004B	IE2	INT2 external pin Interrupt (can wake up Halt/Stop mode)
0053	ADIF	ADC Interrupt
005B	MIIF	Master I <sup>2</sup> C (MIIC) Interrupt
0063	LVDIF	LVD Interrupt
006B	_	Reserved
0073	PWM0IF+PWM1IF	PWM0~1 Interrupt

#### **Interrupt Vector & Flag**

### 5.1 Interrupt Enable and Priority Control

The IE and INTE1 SFRs decide whether the pending interrupt is serviced by CPU. The IP, IPH, IP1 and IP1H SFRs decide the interrupt priority. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.



84h.5

FR <b>84h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE2	_	PWM1IE	<b>PWM0IE</b>	_	_	—	_	—
R/W	_	R/W	R/W	_	_	—	_	—
Reset		0	0			_		_

84h.6 **PWM1IE:** PWM1~PWM6 interrupt enable

0: Disable PWM1~PWM6 interrupt

1: Enable PWM1~PWM6 interrupt

**PWM0IE:** PWM0 interrupt enable

0: Disable PWM0 interrupt

1: Enable PWM0 interrupt

SFR <b>96h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
P1WKUP		P1WKUP							
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	
0.61 7 0	DINUZUD I			XX 1 / X	. 11	. 1			

96h.7~0 P1WKUP: P1.7~P1.0 pin individual Wake-up / Interrupt enable control

0: Disable

1: Enable

POWKUP POWKUP									
	POWKUP								
R/W R/W	R/W								
Reset         0 <th>0</th>	0								

C5h.7~0 **P0WKUP:** P0.7~P0.0 pin individual Wake-up / Interrupt enable control

0: Disable

1: Enable

SFR C6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
P2WKUP		P2WKUP							
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

C6h.7~0 **P2WKUP:** P2.7~P2.0 pin individual Wake-up / Interrupt enable control

0: Disable

1: Enable

SFR C7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
P3WKUP		P3WKUP							
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

C7h.7~0 **P3WKUP:** P3.7~P3.0 pin individual Wake-up / Interrupt enable control

0: Disable

1: Enable



SFR A8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
IE	EA	_	ET2	ES	ET1	EX1	ET0	EX0			
R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0		0	0	0	0	0	0			
A8h.7	EA: Global i	interrupt enal	ole control.								
	0: Disable a	all Interrupts.									
	1: Each inte	errupt is enab	oled or disable	ed by its indi	vidual interru	upt control bi	t				
A8h.5	ET2: Timer2 interrupt enable										
	0: Disable 7	0: Disable Timer2 interrupt									
	1: Enable T	imer2 interr	ıpt								
A8h.4	ES: Serial Port (UART) interrupt enable										
	0: Disable S	Serial Port (U	JART) interru	ıpt							
	1: Enable S	erial Port (U	ART) interru	pt							
A8h.3	ET1: Timer1	ET1: Timer1 interrupt enable									
	0: Disable T	Fimer1 interr	upt								
	1: Enable T	imer1 interro	ıpt								
A8h.2	EX1: Extern	al INT1 pin	Interrupt enal	ole and Halt/	Stop mode v	vake up enabl	le				
	0: Disable I	NT1 pin Inte	errupt and Ha	lt/Stop mode	wake up						
			errupt and H	lalt/Stop mo	le wake up,	it can wake	up CPU fro	om Halt/Stop			
	mode no ma	atter EA is 0	or 1.								
A8h.1	ET0: Timer(	-									
		Fimer0 interr	-								
	1: Enable T	imer0 interr	ıpt								
A8h.0	EX0: Extern					ake up enabl	e				
			errupt and Ha								
			errupt and H	lalt/Stop mo	ie wake up,	it can wake	up CPU fro	om Halt/Stop			
	mode no ma	atter EA is 0	or 1.								
SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
INTE1	PWMIE		LVDIE	I2CE	ADIE	EX2	PXIE	TM3IE			
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0		0	0	0	0	0	0			
A0h 7	DWMIE D		-		-	, i i i i i i i i i i i i i i i i i i i	-	-			

Reset	
A9h.7	<b>PWMIE:</b> PWM0/PWM1~PWM6 interrupt enable
	0: Disable PWM0/PWM1~PWM6 interrupt 1: Enable PWM0/PWM1~PWM6 interrupt
A9h.5	LVDIE: LVD interrupt enable
	0: Disable LVD interrupt 1: Enable LVD interrupt
A9h.4	I2CE: I <sup>2</sup> C interrupt enable
	0: Disable I <sup>2</sup> C interrupt 1: Enable I <sup>2</sup> C interrupt
A9h.3	ADIE: ADC interrupt enable
	0: Disable ADC interrupt 1: Enable ADC interrupt
A9h.2	EX2: External INT2 pin Interrupt enable and Halt/Stop mode wake up enable
	0: Disable INT2 pin Interrupt and Halt/Stop mode wake up
	1: Enable INT2 pin Interrupt and Halt/Stop mode wake up, it can wake up CPU from Halt/Stop mode no matter EA is 0 or 1.
A9h.1	PXIE: Port0~Port3 pin change interrupt enable. This bit does not affect the Port0~Port3 pin's
	Halt/Stop mode wake up capability.
	0: Disable Port0~Port3 pin change interrupt
	1: Enable Port0~Port3 pin change interrupt
A9h.0	TM3IE: Timer3 interrupt enable
	0: Disable Timer3 interrupt

1: Enable Timer3 interrupt



SFR <b>B9h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IPH	_	_	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	_	_	0	0	0	0	0	0

SFR B8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP	—	—	PT2	PS	PT1	PX1	PT0	PX0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	_	_	0	0	0	0	0	0

B9h.5, B8h.5 PT2H, PT2 : Timer2 Interrupt Priority control. (PT2H, PT2) =

11: Level 3 (highest priority)

- 10: Level 2
- 01: Level 1

00: Level 0 (lowest priority)

B9h.4, B8h.4 **PSH, PS :** Serial Port (UART) Interrupt Priority control. Definition as above.

B9h.3, B8h.3 **PT1H, PT1 :** Timer1 Interrupt Priority control. Definition as above.

B9h.2, B8h.2 **PX1H, PX1 :** External INT1 pin Interrupt Priority control. Definition as above.

B9h.1, B8h.1 **PT0H, PT0 :** Timer0 Interrupt Priority control. Definition as above.

B9h.0, B8h.0 **PX0H, PX0 :** External INT0 pin Interrupt Priority control. Definition as above.

SFR <b>BBh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1H	PPWMH	_	PLVDH	PI2CH	PADIH	PX2H	PPXH	РТ3Н
R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	_	0	0	0	0	0	0

SFR BAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1	PPWM	_	PLVD	PI2C	PADI	PX2	PPX	PT3
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	_	0	0	0	0	0	0

BBh.7, BAh.7 **PPWMH, PPWM :** PWM0/PWM1 Interrupt Priority control. Definition as above.

BBh.5, BAh.5 PLVDH, PLVD : LVD Interrupt Priority control. Definition as above.

BBh.4, BAh.4 **PI2CH, PI2C :** I<sup>2</sup>C Interrupt Priority control. Definition as above.

BBh.3, BAh.3 **PADIH, PADI :** ADC Interrupt Priority control. Definition as above.

BBh.2, BAh.2 **PX2H, PX2 :** External INT2 pin Interrupt Priority control. Definition as above.


BBh.1, BAh.1 **PPXH, PPX :** Port0~Port3 Pin Change Interrupt Priority control. Definition as above.

BBh.0, BAh.0 **PT3H, PT3 :** Timer3 Interrupt Priority control. Definition as above.



# 5.2 Pin Interrupt

Pin Interrupts include Change Interrupt. These pins also have the Idle/Halt/Stop mode wake up capability. INT0 and INT1 are falling edge or low level triggered as the 8051 standard. INT2 is falling edge triggered and Port1 Change Interrupt is triggered by any Port1 pin state change.



#### Pin Interrupt & Wake up

*Note:* The chip cannot enter Halt/Stop Mode if the INTn pin is low and the INTn wake-up function is enabled.  $(INTn=0 \text{ and } EXn=1, n=0\sim2)$ 



SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
88h.3	IE1: Externa	l Interrupt 1	(INT1 pin) e	dge flag.				
	Set by H/W	when an IN	T1 pin falling	g edge is det	ected, no mat	ter the EX1 i	s 0 or 1.	
					orms the inte			
88h.2	IT1: Externa	l Interrupt 1	control bit					
	0: Low leve	active (leve	el triggered)	for INT1 pin				
	1: Falling e	dge active (e	dge triggered	l) for INT1 p	in			
88h.1	IE0: Externa	l Interrupt 0	(INT0 pin) e	dge flag				
	Set by H/W	when an IN	T0 pin falling	g edge is det	ected, no mat	ter the EX0 i	s 0 or 1.	
	It is cleared	automatical	ly when the p	orogram perf	orms the inte	rrupt service	routine.	
88h.0	IT0: Externa	l Interrupt 0	control bit					
	0: Low leve	active (leve	el triggered)	for INT0 pin				
	1: Falling e	dge active (e	dge triggered	l) for INT0 p	in			
-								_
SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	—		_	ADIF	_	IE2	PXIF	TF3
R/W	_	_	_	R/W	_	R/W	R/W	R/W
Reset	_	—	_	0	—	0	0	0
95h.2	IE2: Externa	l Interrupt 2	(INT2 pin) e	dge flag				
	Set by H/W	when a falli	ng edge is de	etected on the	e INT2 pin, n	o matter the	EX2 is 0 or 1	
	It is cleared	automatical	ly when the p	orogram perf	orms the inte	rrupt service	routine.	
	S/W can wr	ite FBh to IN	NTFLG to cle	ear this bit. (A	Note1)			
95h.1	PXIF: Port0	-	0					
					ge is detecte E does not aff			le bit is set

It is cleared automatically when the program performs the interrupt service routine.

S/W can write FDh to INTFLG to clear this bit. (Note1)


*Note1: S/W* can write 0 to clear a flag in the INTFLG, but writing 1 has no effect.



### 5.3 Idle mode Wake up and Interrupt

Each interrupt enable bit (e.g. ET0, EX0) and the EA bit must be set to establish the wake-up function from Idle mode. All enabled interrupts (pins, timers, ADC, touch buttons, SPI and UART) can wake up the CPU from idle mode. When the idle is woken up, immediately enter the interrupt subroutine. When the interrupt subroutine returns, "the first instruction after IDL(PCON.0) is set" will be executed.

For all pin interrupts to be triggered, each interrupt enable bit (e.g. EX0) and the EA bit must be set to 1 and the pin trigger state must stay long enough (greater than 1 system clock) to be sampled by the system clock. When the EA is not set to 1 or the pin trigger state does not stay long enough, it will not wake up and will not generate an interrupt subroutine.



EA=EX0=1, Idle mode wake-up and Interrupt by P3.2 (INT0)

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—		—	GF1	GF0	PD	IDL
R/W	R/W	—		—	R/W	R/W	R/W	R/W
Reset	0	_		—	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter HALT/STOP mode.

87h.0 **IDL:** Idle mode control bit, set 1 to enter IDLE mode.

### 5.4 Halt/Stop mode Wake up and Interrupt

Each interrupt enable bit (e.g. ET3, EX0) and the EA bit must be set to 1 to establish the Halt/Stop mode interrupt function. All enabled interrupts (pins, Timer3) can wake up the CPU from Halt/Stop mode. Once Halt/Stop is woken up, "the first instruction after PD(PCON.1) is set" is executed immediately before the interrupt is serviced.


In addition to setting EX0/EX1/EX2, the INT0~2 pin interrupt needs to set EA=1 and the pin trigger state stays long enough (greater than 64 system clocks) to be sampled by the system clock, that is to say, when EA is not set to 1 or if the pin trigger state does not stay long enough, the CPU will only wake up without entering the interrupt subroutine.

In addition to setting POWKUP/P1WKUP/P2WKUP/P3WKUP, Port0~3 WKUP pin interrupt needs to set EA=1, that is to say, when EA is not set to 1, the CPU will only be woken up and will not enter the interrupt subroutine.

*Note:* It is recommended to place the NX1/NX2 with NOP Instruction in figures below. *Note:* The chip cannot enter Halt/Stop mode if the INTn pin is low and the INTn wake-up function is enabled. (INTn=0 and EXn=1,  $n=0\sim2$ )




# INT0~2 Pin Interrupt:




#### EA=EX0=1

Input the interrupt pulse whose width is greater than 64 system clocks, then the Idle/Stop mode will wake up and enter the interrupt subroutine



Input the interrupt pulse whose width is less than 64 system clocks, then the Idle/Stop mode will wake up but will not enter the interrupt subroutine

### Port0~3 WKUP Pin Interrupt:



#### EA=PXIE=1, P1WKUP[0]=1

Input any width WKUP pin interrupt, the Idle/Stop mode will wake up and enter the interrupt subroutine

SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—	—	—	GF1	GF0	PD	IDL
R/W	R/W	—	—	—	R/W	R/W	R/W	R/W
Reset	0	_	—	—	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter HALT/STOP mode.

87h.0 **IDL:** Idle mode control bit, set 1 to enter IDLE mode.



# 6. I/O Ports

The Chip has total 26 multi-function I/O pins. All I/O pins follow the standard 8051 "Read-Modify-Write" feature. The instructions that read the SFR rather than the Pin State are the ones that read a port or port bit value, possibly change it, and then rewrite it to the SFR (ex: ANL P1, A; INC P2; CPL P3.0).

# Port1 & P2.1~P2.0 & Port 3

These pins can operate in four different modes as below.

Mode	Port1, P2.1~P2.0, Po	ort3 pin function	Px.n SFR	Pin State	Resistor	Digital	
WIOUC	P3.0~P3.2	Others	data	1 III State	Pull-up	Input	
Pseudo Pseudo		Open Drein	0	Drive Low	Ν	Ν	
Mode 0	Open Drain	Open Drain	1	Pull-up	Y	Y	
Mode 1	Pseudo	0	Drive Low	Ν	Ν		
Widde 1	Open Drain	Open Drain	1	Hi-Z	Ν	Y	
Mode 2	CMOS O	lutout	0	Drive Low	Ν	Ν	
Widde 2	CMOSO	ulpul	1	Drive High	Ν	Ν	
Mode 3	Mode 2 Analog input for ADC, digital input				Ν	Ν	
wide 5	buffer is di	isabled	(don't care)	_	11	IN	

#### I/O Pin Function Table

If a Port1, P2.1~P2.0 or Port3 pin is used for Schmitt-trigger input, S/W must set the I/O pin to Mode0 or Mode1 and set the corresponding Port Data SFR to 1 to disable the pin's output driving circuitry.

Beside I/O port function, each Port1, P2.1~P2.0 and Port3 pin has one or more alternative functions, such as ADC. Most of the functions are activated by setting the individual pin mode control SFR to Mode3. Port1/Port3 pins have standard 8051 auxiliary definition such as INT0/1, T0/1/2, or RXD/TXD. These pin functions need to set the pin mode SFR to Mode0 or Mode1 and keep the P1.n/P3.n SFR at 1.

Pin Name	8051	Wake-up	СКО	ADC	PWM	LCD	others	Mode3
P1.0	T2	Y	T2O	AD2	PWM3			AD2
P1.1	T2EX	Y		AD3	PWM2			AD3
P1.2		Y			PWM1	LCDC0		
P1.3		Y		AD16	PWM6	LCDC1	SCL	AD16
P1.4		Y		AD17	PWM5	LCDC2		AD17
P1.5		Y		AD18	PWM4	LCDC3		AD18
P1.6		Y		AD19			SDA/TXD	AD19
P1.7		Y		AD9				AD9
P3.0	RXD	Y		AD6				AD6
P3.1	TXD	Y		AD7				AD7
P3.2	INT0	Y		AD5			VBGO	AD5
P3.3	INT1	Y		AD4				AD4
P3.4	T0	Y	T0O	AD8	PWM3			AD8
P3.5	T1	Y	T10		PWM0P		SDA	
P3.6		Y			PWM0N PWM2 PWM4			
P3.7	INT2	Y					RSTn	
P2.0		Y						
P2.1		Y						



Alternative Function	Mode	Px.n SFR data	Pin State	Other necessary SFR setting	
T0, T1, T2, T2EX,	0	1	Input with Pull-up		
INTO, INT1, INT2	1	1	Input		
RXD, TXD	0	1	Input with Pull-up / Pseudo Open Drain Output	TXRXSEL	
KAD, IAD	1	1	Input / Pseudo Open Drain Output	IARASEL	
SCL			MSCLSEL		
(I <sup>2</sup> C Master )	2	X I <sup>2</sup> C Clock Output (CMOS Push-Pull)		MSCLSEL	
SDA (I <sup>2</sup> C Master)	0	1	I <sup>2</sup> C DATA (Pull-up)	MSDASEL	
	0	Х	Clock Open Drain Output with Pull-up	TOOE	
T0O, T1O, T2O	1	Х	Clock Open Drain Output	T1OE	
	2	Х	Clock Output (CMOS Push-Pull)	T2OE	
VBGO	Х	Х	Bandgap Voltage output	VBGOUT	
LCDC0~ LCDC3	Х	Х	1/2 Bias Output	P1LOE	
ADx	3	Х	ADC Channel		
	0	Х	PWM Open Drain Output with Pull-up	PWMOE0	
PWM0~PWM6	1	Х	PWM Open Drain Output	PWMOE1	
	2	Х	PWM Output (CMOS Push-Pull)	PWMOE2	

The necessary SFR setting for Port1/P2.1~P2.0/Port3 pin's alternative function is list below.


Mode Setting for Port1, P2.1~P2.0, Port3 Alternative Function

For tables above, a "**CMOS Output**" pin means it can sink and drive at least 4 mA current. It is not recommended to use such pin as input function.


An "**Open Drain**" pin means it can sink at least 4 mA current but only drive a small current ( $<20 \mu$ A). It can be used as input or output function and typically needs an external pull up resistor.

An 8051 standard pin is a "**Pseudo Open Drain**" pin. It can sink at least 4 mA current when output is at low level, and drives at least 4 mA current for 1~2 clock cycle when output transits from low to high, then keeps driving a small current (<20  $\mu$ A) to maintain the pin at high level. It can be used as input or output function.


*Note2:* for the necessary SFR setting above, LCD/LED pin has the highest priority. Therefore, if a pin is not used for Segment (ex: pin is I/O, ADC, TK, and SPI...), S/W must disable the LCD/LED function.







P1.2 Pin Structure



#### P3.0 Pin Structure



SFR <b>90h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

90h.7~0 **P1:** Port1 data

SFR A0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

A0h.1~0 **P2.1~P2.0:** P2.1~P2.0 data

SFR B0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

B0h.7~0 P3: Port1 data

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WD	TE	PWRSAV	VBGOUT	DIV32	IAF	РТЕ	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	1	1	0

F7h.4

### **VBGOUT:** Bandgap voltage output control

0: Disable

1: Bandgap voltage output to P3.2 pin

SFR 92h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
P1LOE	—	_		_	P1LOE3	P1LOE2	P1LOE1	P1LOE0				
R/W	_			_	R/W	R/W	R/W	R/W				
Reset	—	_	_	_	0	0	0	0				
92h.3	P1LOE3: LO	PILOE3: LCD 1/2 bais Output										
	0: Disable											
	1: P15 as L	1: P15 as LCD 1/2 bais Output										
92h.2	P1LOE2: LO	P1LOE2: LCD 1/2 bais Output										
	0: Disable											
	1: P14 as L	CD 1/2 bais	Output									
92h.1	P1LOE1: LO	CD 1/2 bais	Output									
	0: Disable											
	1: P13 as L	CD 1/2 bais	Output									
92h.0	<b>P1LOE0:</b> LCD 1/2 bais Output											
	0: Disable											
	1: P12 as L	CD 1/2 bais	Output									

SFR <b>93h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	TXRXSEL	T2OE	T1OE	TOOE	P2MOD1		P2MOD0	
R/W	R/W	R/W	R/W	R/W	R/W		R/	W
Reset	0	0	0	0	0	1	0	1

93h.7	TXRXSEL: UART TXD/RXD pin select
	0: P31 as TXD, P30 as RXD
	1: P16 as TXD, P02 as RXD
021-0	TACE, Timer 2 signal systems (T2C) sectoral

93h.6 **T2OE:** Timer2 signal output (T2O) control



	0: Disable "Timer2 overflow divided by 2" output to P1.0 pin
	1: Enable "Timer2 overflow divided by 2" output to P1.0 pin
93h.5	T10E: Timer1 signal output (T10) control
	0: Disable "Timer1 overflow divided by 2" output to P3.5 pin
	1: Enable "Timer1 overflow divided by 2" output to P3.5 pin
93h.4	TOOE: Timer0 signal output (T0O) control
	0: Disable "Timer0 overflow divided by 64" output to P3.4 pin
	1: Enable "Timer0 overflow divided by 64" output to P3.4 pin
93h.3~2	P2MOD1: P2.1 pin control
	00: Mode0
	01: Mode1
	10: Mode2
	11: not defined
93h.1~0	P2MOD0: P2.0 pin control
	00: Mode0
	01· Mode1

- 01: Mode1
- 10: Mode2
- 11: not defined

SFR A2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
P1MODL	P1M	P1MOD3		P1MOD2		P1MOD1		IOD0			
R/W	R/W		R/W		R	/W	R/W				
Reset	0	1	0	1	0	1	0	1			
A2h.7~6	<b>P1MOD3:</b> F	IMOD3: P1.3 pin control									
	00: Mode0	•									
	01: Mode1	1: Mode1									
	10: Mode2	10: Mode2									
	11: Mode3	, P1.3 is AD0	C input								
A2h.5~4	<b>P1MOD2:</b> F	1.2 pin contr	ol								
	00: Mode0										
	01: Mode1										
	10: Mode2										
	11: Mode3										
A2h.3~2	P1MOD1: F	PIMOD1: P1.1 pin control									
	00: Mode0	•									
	01: Mode1										

- 01: Mode1
- 10: Mode2
- 11: Mode3, P1.1 is ADC input
- A2h.1~0 P1MOD0: P1.0 pin control
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P1.0 is ADC input

SFR A3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1MODH	P1M	OD7	P1M	OD6	P1MOD5		P1MOD4	
R/W	R/	R/W		R/W		R/W		W
Reset	0	1	0	1	0	1	0	1

A3h.7~6 P1MOD7: P1.7 pin control 00: Mode0



A3h.5~4

- 01: Mode1
- 10: Mode2
- 11: Mode3, P1.7 is ADC input
  - P1MOD6: P1.6 pin control
    - 00: Mode0
    - 01: Mode1
    - 10: Mode2
    - 11: Mode3, P1.6 is ADC input
- P1MOD5: P1.5 pin control. A3h.3~2
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
- 11: Mode3, P1.5 is ADC input A3h.1~0 P1MOD4: P1.4 pin control.
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P1.4 is ADC input

SFR A4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODL	P3M	OD3	P3MOD2		P3MOD1		P3MOD0	
R/W	R/W		R/W		R/W		R/W	
Reset	0	1	0	1	0	1	0	1

- A4h.7~6 P3MOD3: P3.3 pin control
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P3.3 is ADC input
- A4h.5~4 P3MOD2: P3.2 pin control 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P3.2 is ADC input
- A4h.3~2 P3MOD1: P3.1 pin control.
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P3.1 is ADC input
- A4h.1~0 P3MOD0: P3.0 pin control.
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P3.0 is ADC input

SFR A5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODH	P3M	P3MOD7		P3MOD6		P3MOD5		OD4
R/W	R/	R/W		R/W		W	R/	W
Reset	0	1	0	1	0	1	0	1

A5h.7~6 P3MOD7: P3.7 pin control

- 00: Mode0
- 01: Mode1



- 10: Mode2
- 11: Mode3
- A5h.5~4 **P3MOD6:** P3.6 pin control
  - 00: Mode0
    - 01: Model
    - 10: Mode2
    - 11: Mode3
- A5h.3~2 **P3MOD5:** P3.5 pin control
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3
- A5h.1~0 P3MOD4: P3.4 pin control
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3, P3.4 is ADC input

SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
<b>PWMOE0</b>	PWM10E3	PWM10E2	PWM10E1	PWM1OE0	PWM0NOE1	PWM0POE1	PWM0NOE0	PWM0POE0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
A6h.7	PWM10E3	PWM10E3: PWM1 output control									
	0: Disable	0: Disable 1: PWM1 enable and output to P1.2									
A6h.6	PWM10E2	<b>PWM10E2:</b> PWM1 output control									
	0: Disable	•									
A6h.5	PWM10E1	: PWM1 out	put control								
	0: Disable	1: PWN	A1 enable an	d output to F	0.4						
A6h.4	PWM1OE0	: PWM1 out	put control	-							
	0: Disable		-	d output to F	0.2						
A6h.3	PWM0NOF	E1: PWM0N	output contr	ol							
	0: Disable		-	and output to	P3.6						
A6h.2	<b>PWM0POE</b>	<b>1:</b> PWM0P	output contro	ol							
	0: Disable		-	and output to	P3.5						
A6h.1	PWM0NOB	E <b>0:</b> PWM0N	output contr	ol							
	0: Disable		-	and output to	P0.4						
A6h.0	<b>PWM0POE</b>			-							
	0: Disable	<b>PWM0POE0:</b> PWM0P output control         0: Disable       1: PWM0P enable and output to P0.3									
				1							
SFR B6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWMOF1	PWM/OE3	PWM40F2	PWM4OE1	PWM4OE0	PWM3OE1	PWM3OE0	PW/M2OE1	PWM2OE0			

SFR Bon	Bit /	B10 6	Bit 5	B1t 4	Bit 3	Bit 2	Bit I	Bit 0			
PWMOE1	PWM4OE3	PWM4OE2	PWM4OE1	PWM4OE0	PWM3OE1	PWM3OE0	PWM2OE1	PWM2OE0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
B6h.7	PWM4OE3: PWM4 output control										
	0: Disable 1: PWM4 enable and output to P3.6										
B6h.6	PWM4OE2	: PWM4 out	put control								
	0: Disable	1: PWN	M4 enable an	d output to F	21.5						
B6h.5	PWM4OE1: PWM4 output control										
	0: Disable	1: PWN	M4 enable an	d output to F	0.4						
$\mathbf{P}6\mathbf{h}$	DWM/OFA	• DWM4 out	nut control								

B6h.4 **PWM4OE0:** PWM4 output control 0: Disable 1: PWM4 enable and output to P0.0



B6h.3	<b>PWM3OE1:</b> P	WM3 output control
	0: Disable	1: PWM3 enable and output to P3.4
B6h.2	PWM3OE0: P	WM3 output control
	0: Disable	1: PWM3 enable and output to P1.0
B6h.1	<b>PWM2OE1:</b> P	WM2 output control
	0: Disable	1: PWM2 enable and output to P3.6
B6h.0	<b>PWM2OE0:</b> P	WM2 output control
	0: Disable	1: PWM2 enable and output to P1.1

SFR <b>B7h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMOE2	MSDASEL		PWM6OE2		PWM6OE0			PWM5OE0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
B7h.7	MSDASEL	: Master I <sup>2</sup> C	SDA select					
	0: P3.5 as I	Master I <sup>2</sup> C S	DA					
	1: P1.6 as I	Master I <sup>2</sup> C S	DA					
B7h.6	MSCLSEL:	Master I <sup>2</sup> C	SCL select					
	0: P1.3 as I	Master I <sup>2</sup> C S	CL					
	1: P0.2 as I	Master I <sup>2</sup> C S	CL					
B7h.5	PWM6OE2	: PWM6 out	put control					
	0: Disable	1: PWN	M6 enable an	d output to F	91.3			
B7h.4	PWM6OE1	: PWM6 out	put control					
	0: Disable	1: PWN	M6 enable an	d output to F	<b>2</b> 0.7			
B7h.3	PWM6OE0	: PWM6 out	put control					
	0: Disable		-	d output to F	<b>P</b> 0.3			
B7h.2	PWM50E2	: PWM5 out	put control					
	0: Disable	1: PWN	45 enable an	d output to F	P1.4			
B7h.1	PWM50E1	: PWM5 out	put control					
	0: Disable	1: PWN	M5 enable an	d output to F	<b>P</b> 0.6			
B7h.0	PWM5OE0	: PWM5 out	put control					
	0: Disable		-	d output to F	<b>P</b> 0.1			
				-				



### Port0

These pins are shared with ADC, LCD. If a Port0 is defined as I/O pin, it can be used as CMOS pushpull output or Schmitt-trigger input. The pin's pull up function is enable while SFR bit POOE.n=0 and P0.n=1.

Port0 pin function	P0OE.n	P0.n SFR data	Pin State	Resistor Pull-up	Digital Input
Innut	0	0	Hi-Z	Hi-Z N	
Input	0	1	Pull-up	Y	Y
CMOS Quitaut	1	0	Drive Low	Ν	Ν
CMOS Output	1	1	Drive High	Ν	Ν

#### **Port0 Pin Function Table**

Pin Name	Wake-up	ADC	PWM	Others
P0.0	Y	AD20	PWM4	
P0.1	Y	AD21	PWM5	
P0.2	Y	AD22	PWM1	RXD/SCL
P0.3	Y	AD1	PWM0P/PWM6	
P0.4	Y	AD0	PWM0N/PWM1/PWM4	
P0.5	Y	AD11		
P0.6	Y		PWM1/PWM5	
P0.7	Y	AD10	PWM6	


### **Port0 multi-function Table**

The necessary SFR setting for Port0 pin's alternative function is list below.

Alternative Function	PxOE.n	Px.n SFR data	Pin State	other necessary SFR setting	
RXD	0	1	Input with Pull-up	TXRXSEL	
SCL (I <sup>2</sup> C Master)	0	Х	I <sup>2</sup> C Clock Output (Open Drain Output, Pull-up)	MSCLSEL	
(I C Master)	1	X	I <sup>2</sup> C Clock Output (CMOS Push-Pull)		
ADx	0	0	ADC Channel	PODIE	
PWM0~PWM6	0 X		PWM Open Drain Output	PWMOE0 PWMOE1	
	1	Х	PWM Output (CMOS Push-Pull)	PWMOE2	

Mode Setting for Port0 Alternative Function Table





### **P0.7** Pin Structure

SFR 80h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PO	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

80h.7~0 **P0:** Port0 data, also controls the P0.n pin's pull-up function. If the P0.n SFR data is "1" and the corresponding P0OE.n = 0 (input mode), the pull-up is enabled.

SFR <b>91h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
POOE		POOE								
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								

91h.7~0 **POOE:** Port0 CMOS Push-Pull output enable control

0: Disable

1: Enable

SFR <b>93h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	TXRXSEL	T2OE	T10E	TOOE	P2MOD1		P2MOD0	
R/W	R/W	R/W	R/W	R/W	R/W		R/	W
Reset	0	0	0	0	0 1		0	1

93h.7 **TXRXSEL:** UART TXD/RXD pin select

0: P31 as TXD, P30 as RXD

1: P16 as TXD, P02 as RXD



SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PODIE	P0DIE7	P0DIE6	P0DIE5	P0DIE4	P0DIE3	P0DIE2	P0DIE1	P0DIE0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	1	1	1	1	1	1	1	1				
AFh.7	PODIE7: Po	PODIE7: Port digital input enable										
	0: P0.7 is A	ADC input an	d disabledigi	tal input								
	1: enable P	0.7 digital in	put									
AFh.6	PODIE6: Po	rt digital inp	ut enable									
	0: disable H	P0.6 digital ir	nput									
	1: enable P	0.6 digital in	put									
AFh.5	PODIE5: Po	rt digital inp	ut enable									
	0: P0.5 is A	ADC input an	d disable dig	ital input								
	1: enable P	0.5 digital in	put									
AFh.4	PODIE4: Po	rt digital inp	ut enable									
	<b>PODIE4:</b> Port digital input enable 0: P0.4is ADC input and disable digital input											
	1: enable P	0.4 digital in	put									
AFh.3	PODIE3: Po	rt digital inp	ut enable									
	0: P0.3 is A	ADC input an	d disable dig	ital input								
	1: enable P	0.3 digital in	put									
AFh.2	PODIE2: Po	rt digital inp	ut enable									
	0: disable I	P0.2 digital ir	nput									
	1: enable P	0.2 digital in	put									
AFh.1	PODIE1: Po	rt digital inp	ut enable									
	0: disable I	P0.1 digital ir	nput									
	1: enable P	0.1 digital in	put									
AFh.0	PODIE0: Po	rt digital inp	ut enable									
		P0.0 digital ir	1									
	1: enable P	0.0 digital in	put									



SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
<b>PWMOE0</b>	PWM10E3	PWM1OE2	PWM1OE1	PWM1OE0	PWM0NOE1	PWM0POE1	PWM0NOE0	PWM0POE0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0				
A6h.7	PWM10E3: PWM1 output control											
	0: Disable	1: PWN	M1 enable an	d output to F	P1.2							
A6h.6	PWM10E2	: PWM1 out	put control									
	0: Disable	1: PWN	M1 enable an	d output to F	<b>P</b> 0.6							
A6h.5	<b>PWM10E1:</b> PWM1 output control											
	0: Disable											
A6h.4	PWM10E0	: PWM1 out	put control									
	0: Disable	1: PWN	M1 enable an	d output to F	20.2							
A6h.3	PWM0NOB	E1: PWM0N	output contr	ol								
	0: Disable	1: PWN	MON enable a	and output to	P3.6							
A6h.2	<b>PWM0POE</b>	a: PWM0P	output contro	ol								
	0: Disable	1: PWN	MOP enable a	nd output to	P3.5							
A6h.1	PWM0NOB	EO: PWMON	output contr	ol								
	0: Disable	1: PWN	MON enable a	and output to	P0.4							
A6h.0	<b>PWM0POE</b>	<b>O:</b> PWM0P	output contro	ol								
	0: Disable		MOP enable a		P0.3							

SFR B6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PWMOE1	PWM40E3	PWM4OE2	PWM4OE1	PWM4OE0	PWM3OE1	PWM3OE0	PWM2OE1	PWM2OE0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0				
B6h.7	PWM4OE3	: PWM4 out	put control									
	0: Disable	1: PWN	M4 enable an	d output to F	93.6							
B6h.6	PWM4OE2	: PWM4 out	put control									
	0: Disable	1: PWN	- M4 enable an	d output to F	91.5							
B6h.5	PWM4OE1	: PWM4 out	put control									
	0: Disable	*										
B6h.4	PWM4OE0	: PWM4 out	put control	-								
	0: Disable		M4 enable an	d output to F	<b>P</b> 0.0							
B6h.3	PWM3OE1	: PWM3 out	put control	-								
	0: Disable	1: PWN	M3 enable an	d output to F	93.4							
B6h.2	PWM3OE0	: PWM3 out	put control	-								
	0: Disable		M3 enable an	d output to F	P1.0							
B6h.1	PWM2OE1	: PWM2 out	put control	-								
	0: Disable		M2 enable an	d output to F	93.6							
B6h.0	PWM2OE0			*								
	0: Disable		M2 enable an	d output to F	91.1							
				*								



WM5OE0 R/W 0											
0											
1: P0.2 as Master I <sup>2</sup> C SCL											
PWM6OE2: PWM6 output control											
0: Disable 1: PWM6 enable and output to P1.3											




### 7. Timers

Timer0, Timer1 and Timer2 are provided as standard 8051 compatible timer/counter. Compare to the traditional 12T 8051, the Chip's Timer0/1/2 use 2 System clock cycle as the time base unit. That is, in timer mode, these timers increase at every "2 System clock" rate; in counter mode, T0/T1/T2 pin input pulse must be wider than 2 System clock to be seen by this device. In addition to the standard 8051 timers function. The T0O pin can output the "Timer0 overflow divided by 64" signal, and the T2O pin can output the "Timer2 overflow divided by 2" signal.

### Timer0 / Timer1

TCON and TMOD are used to set the mode of operation and to control the running and interrupt generation of the Timer0/1, with the timer/counter values stored in two pairs of 8-bit registers (TL0, TH0, and TL1, TH1).



#### **Timer0 and Timer1 Structure**

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

88h.7	TF1: Timer1 overflow flag
	Set by H/W when Timer/Counter 1 overflows
	Cleared by H/W when CPU vectors into the interrupt service routine.
88h.6	TR1: Timer1 run control
	0: Timer1 stops
	1: Timer1 runs
88h.5	TF0: Timer0 overflow flag
	Set by H/W when Timer/Counter 0 overflows
	Cleared by H/W when CPU vectors into the interrupt service routine.
88h.4	TR0: Timer0 run control
	0: Timer0 stops
	1: Timer0 runs



SFR <b>89h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TMOD	GATE1	CT1N	TM	OD1	GATE0	CT0N	TM	OD0			
R/W	R/W	R/W	R/	W	R/W	R/W	R/	W			
Reset	0	0	0	0	0	0	0	0			
89h.7	GATE1: Tir	ner1 gating c	ontrol bit								
	0: Timer1 enable when TR1 bit is set										
	1: Timer1 enable only while the INT1 pin is high and TR1 bit is set										
89h.6	<b>CT1N:</b> Timer1 Counter/Timer select bit										
	0: Timer m	ode, Timer1	data increase	s at 2 System	n clock cycle	rate					
	1: Counter	mode, Timer	1 data increa	ses at T1 pin	's negative e	dge					
89h.5~4	TMOD1: Ti	mer1 mode s	elect								
	00: 8-bit tir	ner/counter (	TH1) and 5-t	oit prescaler (	(TL1)						
	01: 16-bit t	imer/counter									
	10: 8-bit au	to-reload tim	er/counter (7	TL1). Reload	ed from TH1	at overflow.					
	11: Timer1	stops									
89h.3	GATE0: Tir	ner0 gating c	ontrol bit								
		enable when '									
	1: Timer0 e	enable only w	hile the INT	0 pin is high	and TR0 bit	is set					
89h.2	CT0N: Time	er0 Counter/7	Timer select b	oit							
				•	n clock cycle						
	1: Counter	mode, Timer	0 data increa	ses at T0 pin	's negative e	dge					
89h.1~0	TMOD0: Ti	mer0 mode s	elect								
	00: 8-bit tir	ner/counter (	TH0) and 5-ł	oit prescaler (	(TL0)						
		imer/counter									
			,	,	ed from TH0						
	11: TL0 is a	an 8-bit time	r/counter. TH	l0 is an 8-bit	timer/counter	r using Time	r1's TR1 and	l TF1 bits.			
	D	DL C	D	<b>D</b> 1.4	<b>D</b> 1.0	<b>D</b> 1.0	<b>D</b> 1 4	<b>D</b> 1 0			
SFR 8Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			

SFR 8Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TL0		TL0								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

8Ah.7~0 **TL0:** Timer0 data low byte

SFR 8Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TL1		TL1								
R/W				R/	W					
Reset	0	0	0	0	0	0	0	0		
001 7 0	TT 1 TT 1	1 1 4 1 1								

8Bh.7~0 **TL1:** Timer1 data low byte

SFR 8Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TH0		TH0								
R/W				R/	W					
Reset	0	0 0 0 0 0 0 0 0								
8Ch 7 0	TUO. Timor	FUO: Timer data high hyte								

8Ch.7~0 **TH0:** Timer0 data high byte

SFR 8Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TH1		TH1							
R/W				R/	W				
Reset	0	0	0	0	0	0	0	0	


8Dh.7~0 **TH1:** Timer1 data high byte

*Note:* See also Chapter 5 for more information on Timer0/1 interrupt enable and priority. *Note:* See also Chapter 6 for details on TOO pin output settings.



# Timer2

Timer2 is controlled through the TCON2 register with the low and high bytes of Timer/Counter2 stored in TL2 and TH2 and the low and high bytes of the Timer2 reload/capture registers stored in RCAP2L and RCAP2H.



SFR C8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
C8h.7	<b>TF2:</b> Timer2 overflow flag Set by H/W when Timer/Counter 2 overflows unless RCLK=1 or TCLK=1. This bit must be cleared by S/W.										
C8h.6			reload is cau	-	ative transition	on on T2EX	pin if EXEN	12=1. This bit			
C8h.5		er1 overflow	as receive cl	ock for seria	l port in mod l port in mod						
C8h.4	<ol> <li>Use Timer2 overflow as receive clock for serial port in mode 1 or 3</li> <li>TCLK: UART transmit clock control bit</li> <li>Use Timer1 overflow as transmit clock for serial port in mode 1 or 3</li> <li>Use Timer2 overflow as transmit clock for serial port in mode 1 or 3</li> </ol>										
C8h.3	<b>EXEN2:</b> T21 0: T2EX pi 1: T2EX pi if RCLK=T	n disable n enable, it c		re or reload	when a negat	ive transition	ı on T2EX p	in is detected			
C8h.2	<b>TR2:</b> Timer2 0: Timer2 s 1: Timer2 r	tops									
C8h.1		ode, Timer2	data increase	s at 2 Systen	n clock cycle 's negative e						
C8h.0	1: Capture	node, auto-re mode, captur	load on Time e on negative	er2 overflows e transitions of	on T2EX pin	if EXEN2=1		if EXEN2=1. er2 overflow.			



SFR CAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
RCP2L		RCP2L										
R/W		R/W										
Reset	0	0	0	0	0	0	0	0				
CAh.7~0 <b>RCP2L:</b> Timer2 reload/capture data low byte												
CED CDL												
SFR CBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
RCP2H	Bit 7	Bit 6	Bit 5	Bit 4 RCI		Bit 2	Bit 1	Bit 0				
	Bit 7	Bit 6	Bit 5	-	P2H	Bit 2	Bit 1	Bit 0				
RCP2H	Bit 7	Bit 6	Bit 5	RCI	P2H	Bit 2 0	Bit 1 0	Bit 0				

SFR CCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TL2		TL2							
R/W				R/	W				
Reset	0	0	0	0	0	0	0	0	

CCh.7~0 **TL2:** Timer2 data low byte

SFR CDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TH2		TH2							
R/W				R/	W				
Reset	0	0	0	0	0	0	0	0	

CDh.7~0 **TH2:** Timer2 data high byte

*Note:* See also Chapter 5 for more information on Timer2 interrupt enable and priority. *Note:* See also Chapter 6 for details on T2O pin output settings.



# Timer3

Timer3 works as a time-base counter, which generates interrupts periodically. It generates an interrupt flag (TF3) with the clock divided by 32768, 16384, 8192, or 65536 depending on the TM3PSC SFR.

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	TM3CKS	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	R/W	R/W		R/	W	R/	W
Reset	0	0	0	0	0	0	0	0

94h.6 TM3CKS:Timer3 时钟源选择。

0: 慢时钟源(SRC)

1: FRC/512 (~32KHz)

94h.1~0 **TM3PSC:** Timer3 Interrupt rate

00: Timer3 Interrupt rate is 32768 Slow clock cycle

01: Timer3 Interrupt rate is 16384 Slow clock cycle

10: Timer3 Interrupt rate is 8192 Slow clock cycle

11: Timer3 Interrupt rate is 65536 Slow clock cycle

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	_	_	—	ADIF	—	IE2	PXIF	TF3
R/W	_	_	—	R/W	—	R/W	R/W	R/W
Reset	_	_	—	0	—	0	0	0

95h.0

TF3: Timer3 Interrupt Flag

Set by H/W when Timer3 reaches TM3PSC setting cycles. Cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit. (*Note1*)

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	VBGEN	ADSOC	CLRPWM0	CLRPWM1	—	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	—	R/W
Reset	0	0	0	0	1	1	_	0

F8h.6 **CLRTM3:** Set 1 to clear Timer3, H/W auto clear it at next clock cycle.

Note: also refer to Chapter 5 for more information about Timer3 Interrupt enable and priority.



# T0O, T1O and T2O Output Control

This device can generate various frequency waveform pin output (in CMOS or Open-Drain format) for Buzzer. The TOO and T2O waveform is divided by Timer0/Timer2 overflow signal. The TOO waveform is Timer0 overflow divided by 64, and T2O waveform is Timer2 overflow divided by 2. User can control their frequency by Timers auto reload speed. Set TOOE and T2OE SFRs can output these waveforms.

SFR <b>93h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	TXRXSEL	T2OE	T1OE	TOOE	P2MOD1		P2MOD0	
R/W	R/W	R/W	R/W	R/W	R/	W	R/W	
Reset	0	0	0	0	0	1	0	1

93h.6 T2OE: Timer2 signal output (T2O) control
0: Disable "Timer2 overflow divided by 2" output to P1.0 pin
1: Enable "Timer2 overflow divided by 2" output to P1.0 pin
93h.5 T1OE: Timer1 signal output (T1O) control
0: Disable "Timer1 overflow divided by 2" output to P3.5 pin
1: Enable "Timer1 overflow divided by 2" output to P3.5 pin
93h.4 TOOE: Timer0 signal output (T0O) control
0: Disable "Timer0 overflow divided by 64" output to P3.4 pin
1: Enable "Timer0 overflow divided by 64" output to P3.4 pin



# 8. UART

The UART uses SCON and SBUF SFRs. SCON is the control register, SBUF is the data register. Data is written to SBUF for transmission and SBUF is read to obtain received data. The received data and transmitted data registers are completely independent. In addition to standard 8051's full duplex mode, this chip also provides one wire mode. If the UART1W bit is set, both transmit and receive data use P3.1 pin.

SFR 87h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—	—	_	GF1	GF0	PD	IDL
R/W	R/W	—	—		R/W	R/W	R/W	R/W
Reset	0	—	—	_	0	0	0	0

87h.7 **SMOD:** UART double baud rate control bit

0: Disable UART double baud rate

1: Enable UART double baud rate

SFR <b>93h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	TXRXSEL	T2OE	T10E	TOOE	P2MOD1		P2MOD0	
R/W	R/W	R/W	R/W	R/W	R/W		R/	W
Reset	0	0	0	0	0	1	0	1

93h.7 **TXRXSEL:** UART TXD/RXD pin select 0: P31 as TXD, P30 as RXD 1: P16 as TXD, P02 as RXD

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	-	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	-	R/W		R/W		R/	W
Reset	0	-	0	0	0	0	0	0

94h.7 UART1W: One wire UART mode enable, both TXD/RXD use P3.1 or p1.6 pin

0: Disable one wire UART mode

1: Enable one wire UART mode



SFR <b>98h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
98h.7~6	SM0,SM1: S	Serial port m	ode select bit	0,1							
	00: Mode0:	8 bit shift re	egister, Baud	Rate=F <sub>SYSCL</sub>	<sub>K</sub> /2						
	01: Mode1: 8 bit UART, Baud Rate is variable										
	10: Mode2:	9 bit UART	, Baud Rate=	F <sub>SYSCLK</sub> /32 c	or/64						
	11: Mode3: 9 bit UART, Baud Rate is variable										
98h.5	SM2: Serial port mode select bit 2										
	SM2 enables multiprocessor communication over a single serial line and modifies the above as										
	follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the										
	received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.										
	-			should be 0.							
98h.4	REN: UART	-	nable								
	0: Disable 1	-									
	1: Enable re										
98h.3	TB8: Transn	nit Bit 8, the	ninth bit to b	e transmitted	l in Mode 2 a	nd 3					
98h.2		ve Bit 8, cont	ains the ninth	n bit that was	received in ]	Mode 2 and 3	3 or the stop l	bit is Mode 1			
	if SM2=0										
98h.1	TI: Transmit	-	0								
				oit in Mode (	), or at the be	ginning of th	e stop bit in	other modes.			
		ared by S/W									
98h.0	<b>RI:</b> Receive		-								
	•		0	bit in Mode	0, or at the	sampling poi	nt of the stop	p bit in other			
	modes. Mu	st be cleared	by S/W.								
SFR <b>99h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	D1( /	5110	DIUJ		Dit J	D11 2	DILI				

SFR <b>99h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SBUF		SBUF								
R/W		R/W								
Reset	-	-	_	-	-	-	-	—		

99h.7~0 **SBUF:** UART transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.

 $F_{SYSCLK}$  denotes System clock frequency, the UART baud rate is calculated as below.

- Mode 0: Baud Rate=F<sub>SYSCLK</sub>/2
- Mode 1, 3: if using Timer1 auto reload mode Baud Rate= (SMOD + 1) x F<sub>SYSCLK</sub>/ (32 x 2 x (256 – TH1))
- Mode 1, 3: if using Timer2 Baud Rate=Timer2 overflow rate/16 = F<sub>SYSCLK</sub>/ (32 x (65536 – RCP2H, RCP2L))
- Mode 2: Baud Rate= (SMOD + 1) x F<sub>SYSCLK</sub>/64

*Note:* also refer to Chapter 5 for more information about UART Interrupt enable and priority. *Note:* also refer to Chapter 7 for more information about how Timer2 controls UART clock.



# 9. PWMs


This Chip has seven 16-bit PWM modules, PWM0 to PWM6. The PWM can generate varies frequency waveform with 65536 duty resolution on the basis of the PWM clock. The PWM clock can select FRC double frequency (FRC x 2), FRC or  $F_{SYSCLK}$  as its clock source. Users should pay attention to the setting, the period of PWM must be greater than duty.

The pin mode SFR controls the PWM output waveform format. Model makes the PWM open drain output and Mode2 makes the PWM CMOS push-pull output.

The 16-bit PWM0PRD, PWM1PRD and PWM0D ~ PWM6D registers all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to notes is that data transfer to and from the 8-bit buffer and its related low byte only takes place when write or read operation to its corresponding high bytes is executed. Briefly speaking, write low byte first and then high byte; read high byte first and then low byte.

### **PWM0**

The PWM0POE0 / PWM0POE1 are used to select the output for PWM0P, and the PWM0NOE0 / PWM0NOE1 are used to select the output for PWM0N. These four bits also can be PWM0 control bit. If those four bits are cleared, the PWM0 will be cleared and stopped, otherwise the PWM0 is running. The CLRPWM0 bit has the same function. When CLRPWM0 bit is set, the PWM0 will be cleared and held, otherwise the PWM0 is running. The PWM0 structure is shown as follow.



**PWM0 Structure** 




The PWM0 duty cycle can be changed by writing to PWM0DH and PWM0DL. The PWM0 output signal resets to a low level whenever the 16-bit base counter matches the 16-bit PWM0 duty register {PWM0DH, PWM0DL}. The PWM0 period can be set by writing the period value to the PWM0PRDH and PWM0PRDL registers. After writing the PWM0D or PWM0PRD register, the new values will immediately save to their own buffer. H/W will update these values at the end of current period or while PWM0 is cleared. At the end of current period, H/W will set the PWM0IF bit and generate an interrupt if a PWM0 interrupt is enabled.

The PWM0 has two operation modes, normal mode and half-bridge mode. PWM0 output signal can be output via PWM0P and PWM0N with four differnet modes. These two outputs are non-overlapped with time interval Tnov. Non-overlapping time interval is also named as dead zone or dead band. Tnov is determined by setting PWM0DZ bits. The value 0~15 of PWM0DZ map onto 0~15, 16 PWM0CLK cycles respectively. If PWM0DZ=0, PWM0 outputs is directly passed to PWM0P and PWM0N so that waveforms of them have the same duty cycle. Note that, if high pulse width or low pulse width of PWM0 output is shorter than Tnov, the real waveforms of these two outputs will different from the expected waveforms. If the PWM0MSKE bit is set, the outputs can be masked to force output fix signal while S/W set the CLRPWM0 bit is set by H/W.


# Normal Mode

The normal mode PWM is a simple structure, which switches its output high and low at uniform repeatable intervals. The PWM0D is the output duty cycle, and the output period is PWM0PRD+1. The output waveform of PWM0 is shown below.



PWM0 normal mode output waveform (PWM0OM=0, PWM0DZ=0)






#### PWM0 normal mode output modes


### Half-Bridge Mode

The half-bridge mode PWM is similar to the normal mode but Dead zone is prohibited in half-bridge mode (SFR PWM0DZ must be 0). It has two frames in a period, PWM0P only output in the first frame, PWM0N only output in the second frame. The width of these two frames must be same, so their width is the integer part of PWM0PRD/2. Because each output channel only output in one frame, the maximum duty cycle is same as the width of a frame. If the PWM0D is larger than PWM0PRD/2, H/W will force set the duty cycle to PWM0PRD/2. Following figure shows the output waveform and the output modes.




PWM0 half-bridge mode output waveform (PWM0OM=0, PWM0DZ=0)





#### PWM1~PWM6

The Chip has six 16-bit PWM modules PWM1~PWM6. PWM1~6 are sharing period, clock source and interrupt (PWM1IF). The following takes PWM1 as an example for description. The PWM can generate varies frequency waveform with 65536 duty resolution on the basis of the PWM clock. The PWM clock can select double frequency (FRC x 2), FRC or F<sub>SYSCLK</sub> as its clock source.





SFR 84h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE2	_	PWM1IE	<b>PWM0IE</b>	_	_	_	_	_
R/W	_	R/W	R/W	_	_	_	_	—
Reset		0	0		_		_	_

84h.6 **PWM1IE:** PWM1~PWM6 interrupt enable

0: Disable PWM1~PWM6 interrupt

1: Enable PWM1~PWM6 interrupt

84h.5 **PWM0IE:** PWM0 interrupt enable

0: Disable PWM0 interrupt

1: Enable PWM0 interrupt

SFR <b>85h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG2		PWM1IF	PWM0IF					—
R/W	_	R/W	R/W	_	_	_	_	_
Reset		0	0					—

85h.6 **PWM1IF:** PWM1~PWM6 interrupt flag

Set by H/W at the end of PWM1 period, S/W writes BFh to INTFLG2 to clear this flag.

85h.5 **PWM0IF:** PWM0 interrupt enable Set by H/W at the end of PWM0 period, S/W writes DFh to INTFLG2 to clear this flag.

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1	PWMIE	_	LVDIE	I2CE	ADIE	EX2	PXIE	TM3IE
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	_	0	0	0	0	0	0

A9h.7 **PWMIE:** PWM0/PWM1~PWM6 interrupt enable

0: Disable PWM0/PWM1~PWM6 interrupt

1: Enable PWM0/PWM1~PWM6 interrupt

SFR A1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMCON	PWM1CKS		_	—	PWM0CKS		PWMONMSK	PWM0PMSK
R/W	R/W			—	R/W		R/W	R/W
Reset	0	0	_	_	0	0	0	0

A1h.7~6 **PWM1CKS:** PWM1~PWM6 clock source

- 00: F<sub>SYSCLK</sub>
- 01: F<sub>SYSCLK</sub>
- 10: FRC

11: FRCx2 (Vcc>2.7V)

- A1h.3~2 **PWM0CKS:** PWM0 clock source
  - 00: F<sub>SYSCLK</sub>

01: F<sub>SYSCLK</sub>

10: FRC

11: FRCx2 (Vcc>2.7V)

A1h.1 **PWM0NMSK:** PWM0N mask data while CLRPWM0=1

A1h.0 **PWM0PMSK:** PWM0P mask data while CLRPWM0=1



	D: 7	Disc	D: 5	<b>D</b> : 4	D: 0	D' O	D: 1	D' O		
SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWMOE0	PWM1OE3	PWM10E2	PWM10E1	PWM1OE0	PWM0NOE1	PWM0POE1	PWM0NOE0	PWM0POE0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
A6h.7	PWM10E3	: PWM1 out	put control							
	0: Disable	1: PWN	A1 enable an	d output to F	P1.2					
A6h.6	PWM10E2: PWM1 output control									
	0: Disable		/11 enable an	d output to F	<b>2</b> 0.6					
A6h.5	PWM10E1			1						
1101110	0: Disable		A1 enable an	d output to F	0.4					
A6h.4	PWM1OE0			u output to I						
11011.4	0: Disable		A1 enable an	d output to F	202					
A6h.3	PWM0NOE			-	0.2					
A011.5	0: Disable		-		D2 6					
			AON enable a	-	P3.0					
A6h.2	PWM0POE		-		D0 5					
	0: Disable		AOP enable a		P3.5					
A6h.1	PWM0NOB		-							
	0: Disable	1: PWN	/ION enable a	and output to	P0.4					
A6h.0	PWM0POE0: PWM0P output control									
	0: Disable 1: PWM0P enable and output to P0.3									
SFR A7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWMCON2	PWM0MOD	PWM0MSKE	E PWN	MOOM		PWM0DZ				
R/W	R/W	R/W	R/W			R/W				
Reset	0	0	0	0	0	0	0	0		
A7h.7	PWM0MO	D: PWM0 m	ode select							
	0: Normal mode									
	1: Half-bridge mode									
A7h.6	PWM0MSKE: PWM0 mask output enable									
	0: Disable									
	1: Enable, PWM0P/PWM0N output data by PWM0PMSK/PWM0NMSK while CLRPWM0=1									

- A7h.5~4 **PWM0OM:** PWM0 output mode select
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3
- A7h.3~0 **PWM0DZ:** PWM0 dead zone (Dead zone is prohibited in half-bridge mode) 0000: 0 x T<sub>PWMCLK</sub>
  - 0001: 1 x  $T_{PWMCLK}$
  - 1111: 15 x T<sub>PWMCLK</sub>



					r			1			
SFR B6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWMOE1	PWM4OE3	PWM4OE2	PWM4OE1	PWM4OE0	PWM3OE1	PWM3OE0	PWM2OE1	PWM2OE0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
B6h.7	PWM4OE3	: PWM4 out	put control								
	0: Disable	0: Disable 1: PWM4 enable and output to P3.6									
B6h.6	PWM4OE2	: PWM4 out	put control								
	0: Disable										
B6h.5	PWM4OE1	: PWM4 out	put control								
	0: Disable	•									
B6h.4	PWM4OE0	<b>PWM4OE0:</b> PWM4 output control									
	0: Disable	•									
B6h.3	PWM3OE1	: PWM3 out	put control								
	0: Disable	1: PWN	A3 enable an	d output to F	93.4						
B6h.2	PWM3OE0	: PWM3 out	put control								
	0: Disable	1: PWN	A3 enable an	d output to P	21.0						
B6h.1	PWM2OE1	: PWM2 out	put control								
	0: Disable	1: PWN	A2 enable an	d output to F	93.6						
B6h.0	PWM2OE0	: PWM2 out	put control								
	0: Disable		-	d output to P	91.1						
				-							

SFR <b>B7h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWMOE2	MSDASEL	MSCLSEL	PWM6OE2	PWM6OE1	PWM6OE0	PWM50E2	PWM50E1	PWM5OE0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
B7h.5 <b>PWM6OE2:</b> PWM6 output control											
	0: Disable	1: PWN	M6 enable an	d output to F	91.3						
B7h.4	•										
	0: Disable	1: PWN	M6 enable an	d output to H	<b>P</b> 0.7						
B7h.3	PWM6OE0	: PWM6 out	put control								
	0: Disable	1: PWN	A6 enable an	d output to H	<b>P</b> 0.3						
B7h.2	PWM50E2	: PWM5 out	put control								
	0: Disable	1: PWN	45 enable an	d output to H	P1.4						
B7h.1	PWM50E1	: PWM5 out	put control								
	0: Disable	1: PWN	45 enable an	d output to F	<b>P</b> 0.6						
B7h.0	PWM5OE0	: PWM5 out	put control								
	0: Disable 1: PWM5 enable and output to P0.1										
				-							
SFR D1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			

SFR D1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
<b>PWM0DH</b>		PWM0DH								
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								

D1h.7~0 **PWM0DH:** PWM0 duty high byte write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL



					1			1			
SFR D2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWM0DL					MODL						
R/W	<u>^</u>		C C		/W	C		<u>^</u>			
Reset	0	0	0	0	0	0	0	0			
D2h.7~0		PWM0 duty									
		nce: PWMxD ce: PWMxDF									
	reau sequen			NDL							
SFR D3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWM1DH				-	/1DH						
R/W					/W						
Reset	0	0	0	0	0	0	0	0			
D3h.7~0	<b>PWM1DH:</b>	PWM1 duty	high byte								
	write sequer	nce: PWMxD	L then PWM								
	read sequen	ce: PWMxDH	I then PWM	xDL							
ann - 11											
SFR D4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWM1DL		PWM1DL R/W									
R/W	0	R/W									
Reset	0	0	0	0	0	0	0	0			
D4h.7~0		PWM1 duty Ince: PWMxD		עתע							
	1	ce: PWMxDF									
	read sequent			AD L							
SFR D5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWM2DH				PWN	A2DH						
R/W				R	/W						
Reset	0	0	0	0	0	0	0	0			
D5h.7~0		PWM2 duty									
		nce: PWMxD									
	read sequen	ce: PWMxDH	I then PWM	xDL							
CED DAL	D: 7	Diec	D:4 5	D:4 4	D:( 2	D:: 0	D:(1	D:: 0			
SFR D6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWM2DL R/W					/12DL /W						
R/w Reset	0	0	0	<u>к</u>	0	0	0	0			
		PWM2 duty 1		0	U	U	0	0			
D011.7~0		r w w12 duty 1 nce: PWMxD		IxDH							
	1	ce: PWMxDF									
	. 1										
SFR D9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWM0PRDH				PWM	)PRDH						
R/W				R	/W						
Reset	1	1	1	1	1	1	1	1			
D9h.7~0		<b>H:</b> PWM0 pe									
	1	nce: PWMxPl									
	read sequen	ce: PWMxPI	RDH then PV	VMxPRDL							



SFR DAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PWM0PRDL				PWM	OPRDL							
R/W				R	/W							
Reset	1	1	1	1	1	1	1	1				
DAh.7~0	PWM0PRD	L: PWM0 pe	eriod low byt	e								
		nce: PWMxP										
	read sequen	ce: PWMxP	RDH then PV	VMxPRDL								
SFR DBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PWM1PRDH				PWM	IPRDH	•						
R/W				R	/W							
Reset	1	1	1	1	1	1	1	1				
DBh.7~0	PWM1PRD	<b>H:</b> PWM1/P	WM2/PWM3	3/PWM4/PW	/M5/PWM6	period high t	oyte					
		nce: PWMxP										
	read sequen	ce: PWMxP	RDH then PV	VMxPRDL								
SFR DCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PWM1PRDL	DR /	Ditto	Dito		IPRDL	Dit 2	Dit I	Dit 0				
R/W		R/W										
Reset	1	1	1	1	1	1	1	1				
	PWM1PRD	L: PWM1/P	WM2/PWM3	3/PWM4/PW	M5/PWM6 t	period low by	vte					
		nce: PWMxP					,					
		ce: PWMxP										
SFR DDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PWM3DH					13DH							
R/W					/W							
Reset	0	0	0	0	0	0	0	0				
DDh.7~0	PWM3DH:	PWM3 duty	high byte			•		•				
	write sequer	nce: PWMxD	L then PWM	xDH								
	read sequen	ce: PWMxDI	H then PWM	xDL								
SFR DEh	D:47	Dit C	D:45	D:4 4	D:4 2	D:4 2	D:4 1	D:4 0				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 //3DL	Bit 2	Bit 1	Bit 0				
PWM3DL R/W					/13DL /W							
Reset	0	0	0	0 K	0	0	0	0				
		PWM3 duty		U	U	0	0	0				
DLII./~0		r www.suury nce: PWMxD		xDH								
		ce: PWMxDI										
	1											
SFR E9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PWM4DH	PWM4DH											
R/W					/W							
Reset	0	0	0	0	0	0	0	0				
E9h.7~0		PWM4 duty										
		DWMyD	T (1. DIVA									

9h./~0 **PWM4DH:** PWM4 duty high byte write sequence: PWMxDL then PWMxDH read sequence: PWMxDH then PWMxDL



SFR EAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWM4DL	DIL /	DIU	כוום		M4DL	Dit 2	ם זו ח	BIU
R/W					WW			
Reset	0	0	0	0	0	0	0	0
EAh.7~0		PWM4 duty 1	ş	Ŭ	Ũ	0	Ŭ	Ŷ
	write sequer	nce: PWMxD ce: PWMxDH	L then PWM					
SFR EBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWM5DH		•		PWI	M5DH			
R/W				R	/W			
Reset	0	0	0	0	0	0	0	0
EBh.7~0		PWM5 duty						
	-	nce: PWMxD ce: PWMxDF						
SFR ECh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWM5DL					M5DL			
R/W					/W	· · ·		1
Reset ECh.7~0	0	0 PWM5 duty 1	0	0	0	0	0	0
SFR EDh PWM6DH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 M6DH	Bit 2	Bit 1	Bit 0
R/W	0	0	0		W 0	0	0	0
Reset	÷	0	÷	0	0	0	0	0
EDh.7~0	write sequer	PWM6 duty nce: PWMxD ce: PWMxDF	L then PWM					
SFR EEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWM6DL				PWI	M6DL			
R/W		1		1	/W	· · · ·		
Reset	0	0	0	0	0	0	0	0
EEh.7~0		PWM6 duty 1 ace: PWMxD ce: PWMxDF	L then PWM					
SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	VBGEN	ADSOC		CLRPWM1		DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	R/W
Reset	0	0	0	0	1	1	_	0
F8h.3	0: PWM0 i	s cleared and	held					


F8h.2 CLRPWM1: PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 clear enable 0: PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 is running 1: PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 is cleared and held

## **10.** Low Voltage Detection (LVD)

The chip also provides a low voltage detection (LVD) function, and the SFR LVDSEL can select 15 LVDs with different voltage thresholds.

Operation	PWRSAV	LVDSEL	LVD	Function	Note
Mode X	(SFR F7.5)	(SFR E4h.3~0)	OFF		
X	Х	0000	OFF		
		0001	ON	LVD 2.40V	
		0010	ON	LVD 2.55V	
		0011	ON	LVD 2.65V	
		0100	ON	LVD 2.80V	
		0101	ON	LVD 2.95V	
		0110	ON	LVD 3.10V	
		0111	ON	LVD 3.25V	
Fast/Slow	Х	1000	ON	LVD 3.40V	
		1001	ON	LVD 3.55V	
		1010	ON	LVD 3.70V	
		1011	ON	LVD 3.85V	
		1100	ON	LVD 4.00V	
		1101	ON	LVD 4.15V	
		1110	ON	LVD 4.30V	
		1111	ON	LVD 4.45V	
		0001	ON	LVD 2.40V	
		0010	ON	LVD 2.55V	
		0011	ON	LVD 2.65V	
		0100	ON	LVD 2.80V	
		0101	ON	LVD 2.95V	
		0110	ON	LVD 3.10V	
		0111	ON	LVD 3.25V	
Idle/Halt/Stop	0	1000	ON	LVD 3.40V	
	_	1001	ON	LVD 3.55V	
		1010	ON	LVD 3.70V	
		1010	ON	LVD 3.85V	
		1100	ON	LVD 4.00V	
		1100	ON	LVD 4.15V	
		1110	ON	LVD 4.30V	
		1110	ON	LVD 4.45V	
Idle/Halt/Stop	1	xxxx	OFF	LVD disable	Minimum current consumption About 0.1uA

Low voltage detect table





SFR E4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LVDCON			—	LVDIF	LVDSEL			
R/W	_	_	—	R/W	R/W	R/W	R/W	R/W
Reset	_	_	_	-	0	0	0	0

E4h.4 **LVDIF** : LVD interrupt flag, write 0 to clear this bit

E4h.3~0 LVDSEL: Low Voltage detect select 0000: LVD disable 0001: Set LVD at 2.40V 0010: Set LVD at 2.55V 0011: Set LVD at 2.65V 0100: Set LVD at 2.80V 0101: Set LVD at 2.95V 0110: Set LVD at 3.10V 0111: Set LVD at 3.25V 1000: Set LVD at 3.40V 1001: Set LVD at 3.55V 1010: Set LVD at 3.70V 1011: Set LVD at 3.85V 1100: Set LVD at 4.00V 1101: Set LVD at 4.15V 1110: Set LVD at 4.30V 1111: Set LVD at 4.45V

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WE	DTE	PWRSAV	VBGOUT	DIV32	IAPTE		MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	1	1	0


F7h.5 Set 1 to reduce the chip's power consumption at Idle/Halt/Stop Mode



## 11. ADC

The Chip offers a 12-bit ADC consisting of a 19-channel analog input multiplexer, control register, clock generator, 12-bit successive approximation register, and output data register. To use the ADC, set the ADCKS bits first to choose a proper ADC clock frequency, which must be less than 1 MHz. Then, launch the ADC conversion by setting the ADSOC bit, and H/W will automatic clear it at the end of the conversion. After the end of the conversion, H/W will set the ADIF bit and generate an interrupt if an ADC interrupt is enabled. The ADIF bit can be cleared by writing 0 to this bit or 1 to the ADSOC bit. The analog input level must remain within the range from  $V_{SS}$  to  $V_{CC}$ .


Using the ADCVREFS option, the ADC internal reference voltage source (VREF) can be selected as  $V_{CC}$  or VBG 2.54V. When ADCVREFS=1, VBGSEL must be set to 2'b01.





## ADC Channels


The ADC channels are connected to the analog input pins via the analog switch multiplexer. The analog switch multiplexer is controlled by the ADCHS4 and ADCHS register. The Chip offers up to 19 IO input pins, designated AD0~AD11, AD16~AD22. In addition, there are 3 internal reference voltages (VBG, VSS, VCC/4). When ADCHS is set to 1110b, the analog input will connect to  $V_{SS}$ , and when ADCHS is set to 1100b, the analog input will connect to VBG.



## **ADC Conversion Time**

The conversion time is the time required for the ADC to convert the voltage. The ADC requires two ADC clock cycles to convert each bit and several clock cycles to sample and hold the input voltage. A total of 50 ADC clock cycles are required to perform the complete conversion. When the conversion time is complete, the ADIF interrupt flag is set by H/W, and the result is loaded into the ADCDH and ADCDL registers of the 12-bit A/D result.





SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	-	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	-	R/	R/W		W	R/	W
Reset	0	-	0	0	0	0	0	0

94h.3~2 **ADCKS:** ADC clock rate select

00: F<sub>SYSCLK</sub>/32

涑

01:  $F_{SYSCLK}/16$ 

10: F<sub>SYSCLK</sub>/8

11: F<sub>SYSCLK</sub>/4

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	_	—	_	ADIF	—	IE2	PXIF	TF3
R/W	_	_	_	R/W	_	R/W	R/W	R/W
Reset		_	_	0	—	0	0	0

95h.4 **ADIF:** ADC interrupt flag


Set by H/W at the end of ADC conversion. S/W writes EFh to INTFLG or sets the ADSOC bit to clear this flag. (*Note1*)

SFR AAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCDL		ADCDL				_	_	—
R/W		R				—	—	—
Reset	-	—	-	-	—	—	—	_

AAh.7~4 ADCDL: ADC data bit 3~0

SFR ABh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
ADCDH		ADCDH								
R/W				F	ર					
Reset	_	—	—	-	-	-	—	—		

ABh.7~0 ADCDH: ADC data bit 11~4





SFR AEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CHSEL		AD	CHS		ADCH4	ADCVREFS	VBG	SEL
R/W		R/	W		R/W	R/W	R/	W
Reset	1	1	1	1	0	0	0	0
AEh.7~4	ADCHS: 5-t	oit ADC chai	nnel select =	{ADCHS4,A	DCHS}.			
	00000: ADC	0 (P04)	01100:	VBGO				
	00001: ADC	1 (P03)	01101:	Reserved				
	00010: ADC	2 (P10)	01110:	VSS				
	00011: ADC	3 (P11)	01111:	1/4VCC				
	00100: ADC	4 (P33)	10000:	ADC16 (P13	8)			
	00101: ADC	5 (P32)	10001:	ADC17 (P14	)			
	00110: ADC	6 (P30)	10010:	ADC18 (P15	5)			
	00111: ADC7 (P31) 10011: ADC19 (F				5)			
	01000: ADC	8 (P34)	10100:	ADC20 (P00	))			
	01001: ADC	9 (P17)		ADC21 (P01				
	01010: ADC	10 (P07)	10110:	ADC22 (P02	2)			
	01011: ADC	11 (P05)	10111:	Reserved				
AEh. 3	ADCHS4: 5	-bit ADC cha	annel select =	= {ADCHS4,	ADCHS}.			
AEh.2	ADCVREFS	S: ADC refer	ence voltage	select				
	0: V <sub>CC</sub>							
	1: VBG							
AEh.1~0	VBGSEL: V	'BG voltage	select					
	When ADCV	REF is sele	cted as VBG,	VBGSEL is	prohibited f	rom using 1.22	2V.	
	00: 1.22V							
	01: 2.54V	(need V <sub>CC</sub> >2	.8V)					
	10: Reserve	d						
	11: Reserve	d						

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	VBGEN	ADSOC	CLRPWM0	CLRPWM1	_	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	R/W
Reset	0	0	0	0	1	1	-	0

F8h.5 **VBGEN**: force VBG generator enable

0: VBG generator is automatically enable and disable

1: Force VBG generator enable except in IDLE/HALT/STOP mode.

F8h.4 **ADSOC:** Start ADC conversion Set the ADSOC bit to start ADC conversion, and the ADSOC bit will be cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.


Note: See also Chapter 5 for more information on ADC interrupt enable and priority.

Note: Also refer to Chapter 6 for details on ADC pin input settings.




## 12. S/W Controller LCD Driver

The chip supports an S/W controlled method to driving LCD. It is capable of driving the LCD panel with 88 dots (Max.) by 4 Commons (COM) and 22 Segments (SEG). The P1.2~P1.5 are used for Common pins COM0~COM3 and others pins can be used for Segment pins. COM0~COM3 are capable of driving 1/2 bias when P1.2~P1.5's P1LOE=1. Refer to the following figures.




#### LCD COM0~3 Circuit


The frequency of any repeating waveform output on the COM pin can be used to represent the LCD frame rate. The figure below shows an LCD frame.





# 1/4 Duty, 1/2 Bias Output Waveform







SFR 92h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
P1LOE	—			—	P1LOE3	P1LOE2	P1LOE1	P1LOE0	
R/W	—	_	_	—	R/W	R/W	R/W	R/W	
Reset	—	_		_	0	0	0	0	
92h.3	P1LOE3: LCD 1/2 bais Output								

0: Disable

1: P15 as LCD 1/2 bais Output

- 92h.2 P1LOE2: LCD 1/2 bais Output 0: Disable 1: P14 as LCD 1/2 bais Output
- P1LOE1: LCD 1/2 bais Output 92h.1
  - 0: Disable 1: P13 as LCD 1/2 bais Output
    - P1LOE0: LCD 1/2 bais Output


# 92h.0 0: Disable

1: P12 as LCD 1/2 bais Output



## 13. Cyclic Redundancy Check (CRC)

The chip supports an integrated 16-bit Cyclic Redundancy Check function. The Cyclic Redundancy Check (CRC) calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. The CRC calculation takes a 8-bit data stream or a block of data as input and generates a 16-bit output remainder. The data stream is calculated by the same generator polynomial.



**CRC Block Diagram** 

The CRC generator provides the 16-bit CRC result calculation based on the CRC-16-IBM polynomial. In this CRC generator, there are only one polynomial available for the numeric values calculation. It can't support the 16-bit CRC calculations based on any other polynomials. Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers. It will take one MCU instruction cycle to calculate.

SFR F1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CRCDL		CRCDL								
R/W		R/W								
Reset	1	1	1	1	1	1	1	1		
F1h.7~0	<b>CRCDL:</b> 16	CRCDL: 16-bit CRC checksum data bit 7~0								

SFR F2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CRCDH		CRCDH								
R/W		R/W								
Reset	1	1	1	1	1	1	1	1		

F2h.7~0 CRCDL: 16-bit CRC checksum data bit 15~8

SFR F3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CRCIN		CRCIN								
W				V	V					
Reset		_	_	_	_	_	_	_		

F3h.7~0 **CRCIN:** CRC input data register



## 14. Multiplier and Divider

The chip provide multiplier and divider have the following functions. The 8 bit operation is fully compatible with industry standard 8051.

- 8 bits  $\times$  8 bits = 16 bit (standard 8051)
- 8 bits  $\div$  8 bits = 8 bits, 8 bits remainder (standard 8051)
- 16 bits  $\times$  16 bits = 32 bit
- 16 bits  $\div$  16 bits = 16 bits, 16 bits remainder
- 32 bits  $\div$  16 bits = 32 bits, 16 bits remainder

No matter 8bit / 16bit / 32bit operation, it's easy to execute by MUL AB and DIV AB instruction. There is extra SFR EXA/EXA2/EXA3/EXB for 16bit / 32bit multiply and divide operation.

For 8 bit multiplier/divider operation, be sure SFR bit muldiv16=0 and div32=0.

For 16 bit multiplier operation, multiplicand, multiplier and product as follows. 16 bit multiplier takes 16 System clock cycles to execute.

Condition	S	SFR bit muldiv16=1 and div32=0								
Multiplication	Byte3	Byte2	Byte1	Byte0						
Multiplicand	-	-	EXA	А						
Multiplier	-	-	EXB	В						
Product	EXB	В	А	EXA						
OV	Product (EX	(B or B) !=0	-	-						

For 16 bit divider operation, dividend, divisor, quotient, remainder read as follows. 16 bit divider takes 16 System clock cycles to execute.

Condition	S	FR bit muldiv1	6=1 and div32=	=0
Division	Byte3	Byte2	Byte1	Byte0
Dividend	-	-	EXA	А
Divisor	-	-	EXB	В
Quotient	-	-	А	EXA
Remainder	-	-	В	EXB
OV		Divisor E	XB = B = 0	

For 32 bits  $\div$  16 bits operation, dividend, divisor, quotient, remainder read as follows. 32 bit divider takes 32 System clock cycles to execute.

Condition	S	SFR bit muldiv16=1 and div32=1								
Division	Byte3	Byte2	Byte1	Byte0						
Dividend	EXA3	EXA2	EXA	А						
Divisor	-	-	EXB	В						
Quotient	А	EXA	EXA2	EXA3						
Remainder	-	-	В	EXB						
OV		Divisor E	XB=B=0							



SFR CEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
EXA2		EXA2							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

CEh.7~0 **EXA2:** Expansion accumulator 2

SFR CFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
EXA3	EXA3								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

CFh.7~0 EXA3: Expansion accumulator 3

SFR E6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
EXA		EXA								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

E6h.7~0 EXA: Expansion accumulator

SFR E7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
EXB		EXB								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
	EVD E									

E7h.7~0 **EXB:** Expansion B register

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WDTE		PWRSAV	VBGOUT	DIV32	IAPTE		MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	0	0	0

F7h.3 **DIV32:** 

only active when MULDVI16 =1 0: instruction DIV as 16/16 bit division operation 1: instruction DIV as 32/16 bit division operation

#### F7h.0 **MULDIV16:**

0: instruction MUL/DIV as 8\*8, 8/8 operation

1: instruction MUL/DIV as 16\*16, 16/16 or 32/16 operation

ARITHMETIC								
Mnemonic	Description	byte	cycle	opcode				
MUL AB	Multiply A by B	1	8/16	A4				
DIV AB	Divide A by B	1	8/16/32	84				




## 15. Master I<sup>2</sup>C Interface

## Master I<sup>2</sup>C interface Transmitter mode:

At the beginning write slave address and direction bit to MIDAT and set MISTART. After the START condition (MISTART), the 7 bits slave address and one bit direction bit are sent. When MIIF convert to 1, address and direction bit transmission was complete. After sending the address and direction bit, user should clear MIIF and write MIDAT to start first data transmission. When MIIF convert to 1, data transfer to slave was complete. User can write MIDAT again to transfer next data to slave. Set MISTOP to finish transmitter mode.

MISTART must remain at 1 for the next transfer. After final data transmit/receive, set MISTOP to finish transmit/receive protocol. MISTART should remain 0 longer than a SCL clock before starting the next Master  $I^2C$  protocol. SCL clock can be adjusted via MICR.



Master I<sup>2</sup>C Transmit flow:

- (1) Write slave address and direction bit to MIDAT
- (2) Clear MISTOP and set MISTART to start I<sup>2</sup>C transmission
- (3) Wait until MIIF converter to 1 (interrupt will be issued according to the user's request) and Clear MIIF
- (4) Write data to MIDAT to start next transfer (MISTART must remain at 1)
- (5) Wait until MIIF converter to 1 (interrupt will be issued according to the user's request) and Clear MIIF, Loop (3) ~(4) for next transfer.
- (6) Clear MISTART and set MISTOP to stop the I<sup>2</sup>C transfer



	> 1 SCL	]   
MISTART	]	
MISTOP-		
SDA		
MIDAT A0 43 66 66		
MIIF		
Note: MIDAT 43h and b6h are firmware writes to MIDAT to begin the next MIIC transfer. Note: MISTART should remain 0 longer than a SCL clock before starting the next Master I <sup>2</sup> C Transfer protocol		

\_\_\_\_

**Master Transmit Timing** 


*Note: MISTART should remain* 0 *longer than a SCL period before starting the next Master*  $I^2C$  *protocol.* 



## Master I<sup>2</sup>C interface Receive mode:

At the beginning write slave address and direction bit to MIDAT and set MISTART. After the START condition (MISTART), the 7 bits slave address and one bit direction bit are sent. When MIIF convert to 1, address and direction bit transmission was complete. After sending the address and direction bit, user should clear MIIF and read MIDAT to start first receive data (The first reading of MIDAT does not represent the data returned by the slave). When MIIF convert to 1, data receive from slave was complete. User can read MIDAT to get data from slave, and start next receive. Set MISTOP to finish receive mode.

MISTART must remain at 1 for the next transfer. After final data transmit/receive, set MISTOP to finish transmit/receive protocol. MISTART should remain 0 longer than a SCL clock before starting the next Master  $I^2C$  protocol. SCL clock can be adjusted via MICR.



Master I<sup>2</sup>C Receive flow:

- (1) Write slave address and direction bit to MIDAT
- (2) Clear MISTOP and set MISTART to start I<sup>2</sup>C transmission
- (3) Wait until MIIF converter to 1 (interrupt will be issued according to the user's request)
- (4) Clear MIIF
- (5) Read data from MIDAT to start first receive data

(The first reading of MIDAT does not represent the data returned by the slave)

- (6) Wait until MIIF converter to 1
- (7) Clear MIIF
- (8) Read slave data from MIDAT and receive next data
- (9) Loop (6) ~(8)
- (10) Set MISTOP to stop the I<sup>2</sup>C transfer



		> 1 SCL
MISTART_		<u> </u>
MISTOP-		
SCL —		
SDA —		
MIDAT	A1 25 A6	
MIIF		
	: MIDAT 25h and A6h are data from slave : MISTART should remain 0 longer than a SCL clock before starting the next Master I <sup>2</sup> C Transfer protocol	

## Master Receive Timing

Alternative Function	Mode	P1/P3 SFR data	Pin State	Other necessary SFR setting
SCL	0	Х	I <sup>2</sup> C Clock Output (Open Drain Output, Pull-up)	MSCLSEL
(I <sup>2</sup> C Master )	2	Х	I <sup>2</sup> C Clock Output (CMOS Push-Pull)	MISCLEEL
SDA (I <sup>2</sup> C Master)	0	1	I <sup>2</sup> C DATA (Pull-up)	MSDASEL

Alternative Function	P0OE.n	P0 SFR data	Pin State	other necessary SFR setting
SCL (I <sup>2</sup> C Master)	0	Х	I <sup>2</sup> C Clock Output (Open Drain Output, Pull-up)	MSCLSEL
(I C Master)	1	Х	I <sup>2</sup> C Clock Output (CMOS Push-Pull)	

Pin Mode Setting for Master I<sup>2</sup>C



SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1	PWMIE	_	LVDIE	I2CE	ADIE	EX2	PXIE	TM3IE
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0	0	0	0	0

A9h.4 **I2CE:** I<sup>2</sup>C interrupt enable

0: Disable I<sup>2</sup>C interrupt

upt 1: Enable I<sup>2</sup>C interrupt

SFR B7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMOE2	MSDASEL	MSCLSEL	PWM6OE2	PWM6OE1	PWM6OE0	PWM50E2	PWM50E1	PWM5OE0
R/W								
Reset	0	0	0	0	0	0	0	0

B7h.7 MSDASEL: Master I<sup>2</sup>C SDA select
0: P3.5 as Master I<sup>2</sup>C SDA
1: P1.6 as Master I<sup>2</sup>C SDA
B7h.6 MSCLSEL: Master I<sup>2</sup>C SCL select
0: P1.3 as Master I<sup>2</sup>C SCL

1: P0.2 as Master I<sup>2</sup>C SCL

SFR E1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
MICON	MIEN	MIACKO	MIIF	MIACKI	MISTART	MISTOP	MI	CR			
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	1	0	0			
E1h.7	MIEN:Maste	MIEN:Master I <sup>2</sup> C enable									
		0: disable 1: enable									
E1h.6	MIACKO: \				knowledge to	I <sup>2</sup> C Bus					
	0: ACK to slave device 1: NACK to slave device										
E1h.5	MIIF: Maste	er I <sup>2</sup> C Interrup	ot flag								
	0: write 0 to										
	1: Master I <sup>2</sup> C										
E1h.4	MIACKI: W	hen Master I	<sup>2</sup> C transfer, a	acknowledge	ment form I <sup>2</sup>	C bus (read o	only)				
	0: ACK recei										
E1h.3	MISTART:		tart bit								
	1: start I <sup>2</sup> C b										
E1h.2	MISTOP: M										
	1: send STO										
E1h.1~0	MICR: Mast										
	00: Fsys/4										
	01 E /16		$1 \cap H = 1^2 \cap$	1 1 1 1 1 1	TT \						

01: Fsys/16 (ex. If Fsys=16MHz,  $I^2C$  clock is 1M Hz)

10: Fsys/64 (ex. If Fsys=16MHz,  $I^2C$  clock is 250K Hz)

11: Fsys/256 (ex. If Fsys=16MHz, I<sup>2</sup>C clock is 62.5K Hz)

SFR E2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MIDAT		MIDAT							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
		_2							

E2h.7~0 **MIDAT**: Master  $I^2C$  data shift register


(W):After Start and before Stop condition, write this register will resume transmission to  $I^2C$  bus (R): After Start and before Stop condition, read this register will resume receiving from  $I^2C$  bus



## **16. In Circuit Emulation (ICE) Mode**

This device can support the In Circuit Emulation Mode. To use the ICE Mode, user just needs to connect P3.0 and P3.1 pin to the tenx proprietary EV Module. The benefit is that user can emulate the whole system without changing the on board target device. But there are some limits for the ICE mode as below.

- 1. The device must be un-protect.
- 2. The device's P3.0 and P3.1 pins must work in input Mode (P3MOD0 = 0/1 and P3MOD1=0/1).
- 3. The Program Memory's addressing space 0D00h~0FFFh and 0033h~003Ah are occupied by tenx EV module. So user Program cannot access these spaces.
- 4. The T-Link communication pin's function cannot be emulated.
- 5. The P3.0 and P3.1 pin's can be replaced by P2.0 and P2.1. (Only emulation can be replaced, mass production writer only supports P3.0/P3.1)



	8K Bytes program memory
0000h	Devel (Leters of Meeters
00751	Reset / Interrupt Vector
007Fh	
0080h	
	User Code area
0CFFh	
0D00h	
	ICE mode reserve area
0FFFh	
1000h	
	User Code or IAP area
1FEFh	
1FF0h	CRC16L
1FF1h	CRC16H
1FF2h	
	tenx reserve area
1FFAh	
1FFBh	CFGBG
1FFDh	CFGWL (FRC)
1FFFh	CFGWH



# ICE tool settings introduction

Flash Download Setup V1.05.12.87.T	×
General La constant and	
Smart Option	2×
Devic 01. PROT (1:7) : Disable 💌	-
02. XRSTE (1:6) : Disable 💌	
Optii 03. LVR (1:5"2) : LV Reset 2.15V 💌	
04. PREAD (1:1) : Enable 💌	
Confit 05. FRCPSC (1:0) : FRC/1 -	
Dc 06. IAP data reserve range (2:3°0) : No reserve range	
Cc 07. ICE Mode(2:4) : 4-Wire	
08. On Chip CRC16(2:5) : Disable -	
Item David	
01. P OK Cancel	
03. L	
04. P	
05. FI 06. IA	
07. IC	
08. O	
<b>x</b>	
ОК	

No.	Item	Description								
01	PROT	Enable: Flash code is protect, Writer cannot access the ROM code								
01		Disable: Flash code is not protect, Writer can access the ROM code (default)								
02	XRSTE	Enable: P3.7 is external reset pin								
02	MOTE	Disable: P3.7 is normal I/O pin (default)								
		16-level Low Voltage Reset select								
		0000: Set LVR at 2.15V 1000: Set LVR at 3.30V								
		0001: Set LVR at 2.30V 1001: Set LVR at 3.45V								
		0010: Set LVR at 2.45V 1010: Set LVR at 3.60V								
03	LVRE	0011: Set LVR at 2.55V 1011: Set LVR at 3.75V								
05		0100: Set LVR at 2.70V 1100: Set LVR at 3.90V								
		0101: Set LVR at 2.85V 1101: Set LVR at 4.05V								
		0110: Set LVR at 3.00V 1110: Set LVR at 4.20V								
		0111: Set LVR at 3.15V 1111: Set LVR at 4.35V								
04	PREAD	Reserved								
05	FRCPSC	Reserved								
06	IAP data	IAP-allow area range select								
00	reserve range	IAI - allow area rallee select								
07	ICE Mode	Reserved								
08	On Chip CRC16	Enable: On chip CRC-16 function enable								
00	On Chip CKC10	Disable: On chip CRC-16 function disable (default)								



# SFR & CFGW MAP

Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
80h	0000-0000	P0	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	
81h	0000-0111	SP				S	Р		-		
82h	0000-0000	DPL				D	PL				
83h	0000-0000	DPH		DPH							
84h	x00x-xxxx	INTE2	-	PWM1IE	<b>PWM0IE</b>	_	-	-	-	-	
85h	x00x-xxxx	INTFLG2	-	PWM1IF	PWM0IF	-	-	-	-	-	
87h	0xxx-0000	PCON	SMOD	-	_	-	GF1	GF0	PD	IDL	
88h	0000-0000	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO	
89h	0000-0000	TMOD	GATE1	CT1N	TM	DD1	GATE0	CT0N	TMOD0		
8Ah	0000-0000	TL0				T	LO				
8Bh	0000-0000	TL1				T	L1				
8Ch	0000-0000	TH0				TI	HO				
8Dh	0000-0000	TH1				TI	H1				
90h	1111-1111	P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	
91h	0000-0000	POOE				PO	OE				
92h	xxxx-0000	P1LOE	-		-	-		P11	LOE		
93h	0000-0101	PINMOD	TXRXSEL	T2OE	T1OE	TOOE	P2M	OD1	P2M	IOD0	
_	0000-0000	OPTION	UART1W		WD	TPSC		CKS		BPSC	
_	xxx0-x000	INTFLG	-	-	-	ADIF	-	IE2	PXIF	TF3	
96h	0000-0000	P1WKUP					KUP				
97h	xxxx-xx00	SWCMD			]	APALL / SW	RST / WDTO	) C	-	-	
	0000-0000	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	
	xxxx-xxxx	SBUF				· · · · · · · · · · · · · · · · · · ·	UF				
A0h	1111-1111	P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	
		PWMCON	PWM		_	-	PWM			PWM0PMSK	
A2h	0101-0101	P1MODL	P1M		P1M	OD2	P1M			IOD0	
		P1MODH	P1M			OD6		OD5		IOD4	
	0101-0101	P3MODL	P3M		P3M		P3M			IOD0	
		P3MODH	P3M			OD6		OD5		IOD4	
					PWM1OE1		PWM0NOE1			PWM0POE0	
		PWMCON2		PWM0MSKE	PWM				MODZ		
-	0x00-0000	IE	EA	-	ET2	ES	ET1	EX1	ET0	EX0	
_	xx00-0000	INTE1	PWMIE	-	LVDIE	I2CE	ADIE	EX2	PXIE	TM3IE	
-	xxxx-xxxx	ADCDL		AD	CDL	1.57	-	-	_	-	
-	XXXX-XXXX	ADCDH		1.0.	aua	ADO					
	1111-x000	CHSEL		AD	CHS	DO	ADCHS4	ADCVREFS	VBGSEL		
-	1111-1111	PODIE	D0 7	<b>D</b> 2 (	<b>D</b> 2 <b>5</b>		DIE	<b>D2 0</b>	<b>D</b> 2 1	<b>D2</b> 0	
-	1111-1111	P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	
					PWM4OE1						
	0000-0000 xx00-0000				PWM6OE2 PT2		PWM6OE0 PT1	PWM50E2 PX1	PWM5OE1 PT0	PWM50E0 PX0	
	xx00-0000 xx00-0000	IP IPU	_	_	PT2 PT2H	PS DSLI	PT1 PT1H		PT0 PT0H	PX0 PX0H	
-	0x00-0000	IPH IP1	– PPWM	-	P12H PLVD	PSH PI2C	PTTH PADI	PX1H PX2			
-	0x00-0000 0x00-0000	IP1 IP1H	PPWM	_	PLVD	PI2C PI2CH	PADI PADIH	PX2 PX2H	PPX PPXH	PT3 PT3H	
-		POWKUP	1 1 10 10 11 1				KUP	1 /1/211	11/11	11511	
	0000-0000						KUP				
	0000-0000						KUP KUP				
	0000-0000	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N	
	0000-0000 000x-xxxx	IAPWE	11.72	LAI 2		ICLK IAPWE / IAF			C12IN	CI KL2IV	
	0000-0000	RCP2L					P2L	-			
	0000-0000	RCP2H					P2H				
	0000-0000	TL2					L2				
	0000-0000	TH2					H2				
	0000-0000	EXA2					TA2				
	0000-0000	EXA2 EXA3					CA3				
	0000-0000	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р	
		PWM0DH	~.				10DH				
		PWM0DL					10DH 10DL				
		T THREE T				1 11 11					



Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
D3h	0000-0000	PWM1DH				PWN	/IDH							
D4h	0000-0000	PWM1DL				PWN	/IDL							
		PWM2DH				PWN	12DH							
D6h	0000-0000	PWM2DL				PWN	12DL							
D8h	xxx0-0011	CLKCON	-	– – – STPPCK STPFCK SELFCK CLKPSC										
D9h	1111-1111	PWM0PRDH	PWM0PRDH											
DAh	1111-1111	PWM0PRDL				PWM	OPRDL							
DBh	1111-1111	PWM1PRDH				PWM	IPRDH							
DCh	1111-1111	PWM1PRDL				PWM	1PRDL							
		PWM3DH					13DH							
		PWM3DL		r			13DL		I					
-	0000-0000		ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0				
	000x-0100		MIEN	MIACKO	MIIF	MIACKI	MISTART	MISTOP	М	ICR				
	0000-0000	MIDAT		MIDAT										
		LVRCON		LVRSEL										
		LVDCON	_	—	—	LVDIF		LVI	DSEL					
-	0000-0000						RPD							
	0000-0000						XA							
	0000-0000						XB							
-		PWM4DH					14DH							
		PWM4DL					/4DL							
_		PWM5DH					ASDH							
-		PWM5DL					45DL 46DH							
		PWM6DH PWM6DL					A6DH A6DL							
_	0000-0000		B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0				
-	1111-1111	CRCDL	D./	Б.0	D.J			D.2	D.1	Б.0				
F2h	1111-1111	CRCDL		CRCDL CRCDH										
-	0000-0000	CRCIN				-	CIN							
-	xxxx-xxxx	CFGBG	_	_	_			BGTRIM						
-	XXXX-XXXX	CFGWL	_			I	FRCF	DOTION						
-	0000-1110	AUX2	WI	DTE	PWRSAV	VBGOUT	DIV32	IAI	РТЕ	MULDIV16				
	0000-1100	AUX1	CLRWDT	CLRTM3	VBGEN	ADSOC	CLRPWM0		_	DPSEL				

Flash Address	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1FFBh	CFGBG	-	-	-			BGTRIM		
1FFDh	CFGWL	-	FRCF						
1FFFh	CFGWH	PROT	XRSTE LVRE PREAD FRCPS0						FRCPSC



# **SFR & CFGW DESCRIPTION**

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
80h	P0	7~0	P0	R/W	00h	Port0 has no pin out, so P0 is used as general purpose register
81h	SP	7~0	SP	R/W	07h	Stack Point
82h	DPL	7~0	DPL	R/W	00h	Data Point low byte
83h	DPH	7~0	DPH	R/W	00h	Data Point high byte
84h	84h INTE2		PWM1IE	R/W	0	PWM1~PWM6 interrupt enable 0: Disable PWM1~PWM6 interrupt 1: Enable PWM1~PWM6 interrupt
0411		5	PWM0IE	R/W	0	PWM0 interrupt enable 0: Disable PWM0 interrupt 1: Enable PWM0 interrupt
85h INTFLG2		6	PWM1IF	R/W	0	PWM1~PWM6 interrupt flag Set by H/W at the end of PWM1 period, S/W writes BFh to INTFLG2 to clear this flag.
85h INTELG2	5	PWM0IF	R/W	0	PWM0 interrupt enable Set by H/W at the end of PWM0 period, S/W writes DFh to INTFLG2 to clear this flag.	
		7	SMOD	R/W	0	Set 1 to enable UART double baud rate
		3	GF1	R/W	0	General purpose flag bit
87h	87h PCON	2	GF0	R/W	0	General purpose flag bit
		1	PD	R/W	0	Power down control bit, set 1 to enter HALT/STOP mode
	-	0	IDL	R/W	0	Idle control bit, set 1 to enter IDLE mode
		7	TF1	R/W	0	Timer1 overflow flag Set by H/W when Timer/Counter 1 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		6	TR1	R/W	0	Timer1 run control. 1: timer runs; 0: timer stops
		5	TF0	R/W	0	Timer0 overflow flag Set by H/W when Timer/Counter 0 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		4	TR0	R/W	0	Timer0 run control. 1:timer runs; 0:timer stops
88h	TCON	3	IE1	R/W	0	External Interrupt 1 (INT1 pin) edge flag Set by H/W when an INT1 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.
		2	IT1	R/W	0	External Interrupt 1 control bit 0: Low level active (level triggered) for INT1 pin 1: Falling edge active (edge triggered) for INT1 pin
		1	IE0	R/W	0	External Interrupt 0 (INT0 pin) edge flag Set by H/W when an INT0 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.
		0	IT0	R/W	0	External Interrupt 0 control bit 0: Low level active (level triggered) for INT0 pin 1: Falling edge active (edge triggered) for INT0 pin



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						Timer1 gating control bit
		7	GATE1	R/W	0	0: Timer1 enable when TR1 bit is set
						1: Timer1 enable only while the INT1 pin is high and TR1 bit is set
						Timer1 Counter/Timer select bit
		6	CT1N	R/W	0	0: Timer mode, Timer1 data increases at 2 System clock cycle rate
						1: Counter mode, Timer1 data increases at T1 pin's negative edge
						Timer1 mode select
						00: 8-bit timer/counter (TH1) and 5-bit prescaler (TL1)
		5~4	TMOD1	R/W	00	01: 16-bit timer/counter 10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at
						overflow.
						11: Timer1 stops
89h	9h TMOD			1		Timer0 gating control bit
0,11		3	GATE0	R/W	0	0: Timer0 enable when TR0 bit is set
		-			Ť	1: Timer0 enable only while the INT0 pin is high and TR0 bit is set
						Timer0 Counter/Timer select bit
		2	CT0N	R/W	0	0: Timer mode, Timer0 data increases at 2 System clock cycle rate
					Ū	1: Counter mode, Timer0 data increases at T0 pin's negative edge
						Timer0 mode select
						00: 8-bit timer/counter (TH0) and 5-bit prescaler (TL0)
			TMOD0	R/W		01: 16-bit timer/counter
		1~0			00	10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at
						overflow.
						11: TL0 is an 8-bit timer/counter.
8Ah	TL0	7~0	TL0	R/W	00h	TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits. Timer0 data low byte
8Bh	TL0 TL1	7~0	TL1	R/W	00h	Timer1 data low byte
8Ch	THO	7~0	TH0	R/W	00h	Timer0 data high byte
8Dh	TH1	7~0	TH1	R/W	00h	Timer1 data high byte
90h	 P1	7~0	P1	R/W	FFh	Port1 data
7011	11	/ 0	11	10 11	1111	Port0 CMOS Push-Pull output enable control
91h	POOE	7~0	POOE	R/W	00h	0: Disable
						1: Enable
						LCD 1/2 bais Output
		3	P1LOE3	R/W	0	0: Disable
						1: P15 as LCD 1/2 bais Output
						LCD 1/2 bais Output
		2	P1LOE2	R/W	0	0: Disable
	DII OF					1: P14 as LCD 1/2 bais Output
92h	92h <b>P1LOE</b> 1 0					LCD 1/2 bais Output
		1	P1LOE1	R/W	0	0: Disable
			FILUEI	10/11		1: P13 as LCD 1/2 bais Output
						LCD 1/2 bais Output
		0	P1LOE0	R/W	0	0: Disable
		U	PILOE0	K/W	U	1: P12 as LCD 1/2 bais Output
				L		



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						UART TXD/RXD pin select
		7	TXRXSEL	R/W	0	0: P31 as TXD, P30 as RXD
						1: P16 as TXD, P02 as RXD
						Timer2 signal output (T2O) control
		6	T2OE	R/W	0	0: Disable "Timer2 overflow divided by 2" output to P1.0 pin
						1: Enable "Timer2 overflow divided by 2" output to P1.0 pin
						Timer1 signal output (T1O) control
93h	PINMOD	5	T1OE	R/W	0	0: Disable "Timer1 overflow divided by 2" output to P3.5 pin
) UII						1: Enable "Timer1 overflow divided by 2" output to P3.5 pin
						Timer0 signal output (T0O) control
		4	TOOE	R/W	0	0: Disable "Timer0 overflow divided by 64" output to P3.4 pin
						1: Enable "Timer0 overflow divided by 64" output to P3.4 pin
		3~2	P2MOD1	R/W	01	P2.1 Pin Control
		3~2	F2MODI	K/ W	01	00: Mode0; 01: Mode1; 10: Mode2; 11: not defined
		1~0	P2MOD0	R/W	01	P2.0 Pin Control
						00: Mode0; 01: Mode1; 10: Mode2; 11: not defined
		7	UART1W	R/W	0	Set 1 to enable one wire UART mode, both TXD/RXD use P3.1 pin or P1.6.
		6	TM3CKS	R/W	0	Timer3 clock source select.
		-			-	0: Slow Clock (SRC) 1: FRC/512
						Watchdog Timer pre-scalar time select
		<b>5</b> 4	WDTDGG	R/W	00	00: 400ms WDT overflow rate
		5~4	WDTPSC		00	01: 200ms WDT overflow rate 10: 100ms WDT overflow rate
						11: 50ms WDT overflow rate
94h	OPTION					ADC clock rate select
			3~2 ADCKS			00: F <sub>SYSCLK</sub> /32
		3~2		R/W	00	01: F <sub>SYSCLK</sub> /16
						10: F <sub>SYSCLK</sub> /8
						11: F <sub>SYSCLK</sub> /4
				R/W 0		Timer3 Interrupt rate 00: Timer3 Interrupt rate is 32768 Slow clock cycle
		1~0	TM3PSC		00	01: Timer3 Interrupt rate is 16384 Slow clock cycle
		1 0	1105150		00	10: Timer3 Interrupt rate is 8192 Slow clock cycle
						11: Timer3 Interrupt rate is 65536 Slow clock cycle
						ADC interrupt flag
		4	ADIF	R/W	0	Set by H/W at the end of ADC conversion. S/W writes EFh to
						INTFLG or sets the ADSOC bit to clear this flag.
						External Interrupt 2 (INT2 pin) edge flag
		2	IE2	R/W	0	Set by H/W when a falling edge is detected on the INT2 pin, no matter the EX2 is 0 or 1. It is cleared automatically when the
		2	1152	10/ 11	0	program performs the interrupt service routine. S/W can write FBh
						to INTFLG to clear this bit.
95h	INTFLG					Port1 pin change Interrupt flag
7511	INTEG					Set by H/W when a Port1 pin state change is detected and its interrupt
		1	PXIF	R/W	0	enable bit is set (POWKUP/P1WKUP/P2WKUP/P3WKUP). PXIE
						does not affect this flag's setting. It is cleared automatically when the program performs the interrupt service routine S/W can write EDb to
						program performs the interrupt service routine. S/W can write FDh to INTFLG to clear this bit.
						Timer3 Interrupt Flag
		0	TE?	D/137	0	Set by H/W when Timer3 reaches TM3PSC setting cycles. It is
		0	TF3	R/W	0	cleared automatically when the program performs the interrupt
						service routine. S/W can write FEh to INTFLG to clear this bit.
0.0	DINT	7.0	DIMUTUR	D/117	0.01	P1.7~P1.0 pin individual Wake-up/Interrupt enable control
96h	P1WKUP	7~0	P1WKUP	R/W	00h	0: Disable;
						1: Enable.



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7~0	SWRST	W		Write 56h to generate S/W Reset
97h	SWCMD	7~0	IAPALL	W		Write 65h, the available range of flash memory IAP is 0000h~1FEFh (IAPALL read back value is 1) Write 00h, the available range of flash memory IAP is 1F00h~1EFFh (IAPALL read back value is 0)
		1	WDTO	R	0	WatchDog Time-Out flag
		0	IAPALL	R	0	0: Flash memory 0000h~1EFFh cannot use IAP, only 1F00h~1EFFh can use IAP 1: Flash memory 0000h~1EFFh and 1F00h~1EFFh can use IAP.
		7	SM0	R/W	0	UART Serial port mode select bit 0, 1 (SM0, SM1) =
		6	SM1	R/W	0	00: Mode0: 8 bit shift register, Baud Rate=F <sub>SYSCLK</sub> /2 01: Mode1: 8 bit UART, Baud Rate is variable 10: Mode2: 9 bit UART, Baud Rate=F <sub>SYSCLK</sub> /32 or /64 11: Mode3: 9 bit UART, Baud Rate is variable
98h	98h SCON	5	SM2	R/W	0	Serial port mode select bit 2 SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.
	~	4	REN	R/W	0	Set 1 to enable UART Reception
		3	TB8	R/W	0	Transmitter bit 8, ninth bit to transmit in Modes 2 and 3
		2	RB8	R/W	0	Receive Bit 8, contains the ninth bit that was received in Mode 2 and 2 and 1 if SM2 0
		1	TI	R/W	0	3 or the stop bit is Mode 1 if SM2=0 Transmit Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in other modes. Must be cleared by S/W
		0	RI	R/W	0	Receive Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the sampling point of the stop bit in other modes. Must be cleared by S/W.
99h	SBUF	7~0	SBUF	R/W	_	UART transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.
A0h	P2	7~2	P2.7~P2.2	R/W	FFh	P2.7~P2.2 have no pin out, so these bits are used as general purpose register
11011		1~0	P2.1~P2.0	R/W	11	P2.1~P2.0 data
		7~6	PWM1CKS	R/W	00	PWM1 clock source $00: F_{SYSCLK}$ $01: F_{SYSCLK}$ $10: FRC$ $11: FRCx2$ (Vcc>2.7V)
A1h	PWMCON	3~2		R/W	00	PWM0 clock source $00: F_{SYSCLK}$ $01: F_{SYSCLK}$ 10: FRC 11: FRCx2 (Vcc>2.7V)
		-	PWM0NMSK		0	PWM0N mask data while CLRPWM0=1
		0	PWM0PMSK	R/W	0	PWM0N mask data while CLRPWM0=1
		7~6	P1MOD3	R/W	01	P1.3 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.3 is ADC input
A2h	P1MODL	5~4	P1MOD2	R/W	01	P1.2 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3
		3~2	P1MOD1	R/W	01	P1.1 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.1 is ADC input
		1~0	P1MOD0	R/W	01	P1.0 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.0 is ADC input



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7~6	P1MOD7	R/W	01	P1.7 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.7 is ADC input
	DIMODU	5~4	P1MOD6	R/W	01	P1.6 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.7 is ADC input 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.6 is ADC input
A3h	P1MODH	3~2	P1MOD5	R/W	01	P1.5 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.5 is ADC input
		1~0	P1MOD4	R/W	01	P1.4 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.4 is ADC input
		7~6	P3MOD3	R/W	01	P3.3 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.3 is ADC input
A4h	P3MODL	5~4	P3MOD2	R/W	01	P3.2 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.2 is ADC input
	TUNIODE	3~2	P3MOD1	R/W	01	P3.1 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.1 is ADC input
		1~0	P3MOD0	R/W	01	P3.0 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.0 is ADC input
		7~6	P3MOD7	R/W	01	P3.7 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3
A5h	P3MODH	5~4	P3MOD6	R/W	01	P3.6 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3
		3~2	P3MOD5	R/W	01	P3.5 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3
		1~0	P3MOD4	R/W	01	P3.4 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.4 is ADC input
		7	PWM1OE3	R/W	0	PWM1 output control0: Disable1: PWM1 enable and output to P1.2
		6	PWM1OE2	R/W	0	PWM1 output control0: Disable1: PWM1 enable and output to P0.6
		5	PWM1OE1	R/W	0	PWM1 output control0: Disable1: PWM1 enable and output to P0.4
A6h	PWMOE0	4	PWM1OE0	R/W	0	PWM1 output control0: Disable1: PWM1 enable and output to P0.2
Aon	PWWOEU	3	PWM0NOE1	R/W	0	PWM0N output control0: Disable1: PWM0N enable and output to P3.6
		2	PWM0POE1	R/W	0	PWM0P output control0: Disable1: PWM0P enable and output to P3.5
		1	PWM0NOE0	R/W	0	PWM0N output control0: Disable1: PWM0N enable and output to P0.4
		0	PWM0POE0	R/W	0	PWM0P output control0: Disable1: PWM0P enable and output to P0.3
		7	PWM0MOD	R/W	0	PWM0 mode select 0: Normal mode 1: Half-bridge mode
		6	PWM0MSKE	R/W	0	PWM0 mask output enable 0: Disable 1: Enable, PWM0P/PWM0N output data by PWM0PMSK/PWM0NMSK while CLRPWM0=1
A7h	PWMCON2	5~4	PWM0OM	R/W	00	PWM0 output mode select 00: Mode0 01: Mode1 10: Mode2 11: Mode3
	-	3~0	PWM0DZ	R/W	0000	PWM0 dead zone (Dead zone is prohibited in half-bridge mode) 0000: 0 x T <sub>PWMCLK</sub> 0001: 1 x T <sub>PWMCLK</sub>
						1111: 15 x T <sub>PWMCLK</sub>



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						Global interrupt enable control.
		7	EA	R/W	0	0: Disable all Interrupts.
						1: Each interrupt is enabled or disabled by its own interrupt control
		5	ET2	R/W	0	bit. Set 1 to enable Timer2 interrupt
		4	ETZ	R/W	0	Set 1 to enable Serial Port (UART) Interrupt
A8h	IE	3	ET1	R/W	0	Set 1 to enable Senar For (OART) menupt
					-	Set 1 to enable external INT1 pin Interrupt & Halt/Stop mode wake
		2	EX1	R/W	0	up capability
		1	ET0	R/W	0	Set 1 to enable Timer0 Interrupt
		0	EX0	R/W	0	Set 1 to enable external INTO pin Interrupt & Halt/Stop mode wake
		_				up capability
		7	PWMIE	R/W	0	Set 1 to enable PWM0/PWM1~PWM6 interrupt
		5	LVDIE	R/W	0	Set 1 to enable LVD interrupt
		4	I2CE	R/W	0	Set 1 to enable I <sup>2</sup> C interrupt
A9h	INTE1	3	ADIE	R/W	0	Set 1 to enable ADC Interrupt
		2	EX2	R/W	0	Set 1 to enable external INT2 pin Interrupt & Halt/Stop mode wake up capability
		1	PXIE	R/W	0	Set 1 to enable Port0/Port1/Port2/Port3 Pin Change Interrupt
		0	TM3IE	R/W	0	Set 1 to enable Timer3 Interrupt
AAh	ADCDL	7~4	ADCDL	R	_	ADC data bit 3~0
ABh	ADCDH	7~0	ADCDH	R	_	ADC data bit 11~4
						5-bit ADC channel select = {ADCHS4,ADCHS}.
						00000: AD0 (P0.4)
						00001: AD1 (P0.3)
						00010: AD2 (P1.0)
						00011: AD3 (P1.1)
						00100: AD4 (P3.3)
						00101: AD5 (P3.2)
						00110: AD6 (P3.0)
						00111: AD7 (P3.1)
						01000: AD8 (P3.4)
						01001: AD9 (P1.7)
				DAV	1111	01010: AD10 (P0.7)
		7~4	ADCHS	R/W	1111	01011: AD11 (P0.5)
						01100: VBG
						01101: Reserved
						01110: $V_{SS}$ 01111: $V_{CC}/4$
AEh	CHSEL					10000: AD16 (P1.3)
ALII	CHSEL					10001: AD17 (P1.4)
						10010: AD18 (P1.5)
						10011: AD19 (P1.6)
						10100: AD20 (P0.0)
						10101: AD21 (P0.1)
						10110: AD22 (P0.2)
						10111: Reserved
		3	ADCHS4	R/W	0	5-bit ADC channel select = {ADCHS4,ADCHS}.
						ADC reference voltage
		2	ADCVREFS	R/W	0	$0: V_{CC}$
						1: VBG
		1~0	VBGSEL F		00	VBG voltage select, When ADCVREF is selected as VBG, VBGSEL
						is prohibited from using 1.22V.
				R/W		00: 1.22V
						01: 2.54V (need VCC>2.8V)
						10: Reserved
						11:Reserved



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7	P0DIE7	R/W	1	Port digital input enable 0: P0.7 is ADC input and disable digital input 1: enable P0.7 digital input
		6	P0DIE6	R/W	1	Port digital input enable 0: disable P0.6 digital input 1: enable P0.6 digital input
		5	P0DIE5	R/W	1	Port digital input enable 0: P0.5 is ADC input and disable digital input 1: enable P0.5 digital input
AFh	PODIE	4	P0DIE4	R/W	1	Port digital input enable 0: P0.4is ADC input and disable digital input 1: enable P0.4 digital input
Агп	FUDIE	3	P0DIE3	R/W	1	Port digital input enable 0: P0.3 is ADC input and disable digital input 1: enable P0.3 digital input
		2	P0DIE2	R/W	1	Port digital input enable 0: P0.2 is ADC input and disable digital input 1: enable P0.2 digital input
		1	P0DIE1	R/W	1	Port digital input enable 0: P0.1 is ADC input and disable digital input 1: enable P0.1 digital input
		0	P0DIE0	R/W	1	Port digital input enable 0: P0.0 is ADC input and disable digital input 1: enable P0.0 digital input
B0h	P3	7~0	P3	R/W	FFh	Port3 data
		7	PWM4OE3	R/W	0	PWM4 output control0: Disable1: PWM4 enable and output to P3.6
	PWMOE1	6	PWM4OE2	R/W	0	PWM4 output control0: Disable1: PWM4 enable and output to P1.5
		5	PWM4OE1	R/W	0	PWM4 output control0: Disable1: PWM4 enable and output to P0.4
B6h		4	PWM4OE0	R/W	0	PWM4 output control0: Disable1: PWM4 enable and output to P0.0
роп		3	PWM3OE1	R/W	0	PWM3 output control0: Disable1: PWM3 enable and output to P3.4
		2	PWM3OE0	R/W	0	PWM3 output control0: Disable1: PWM3 enable and output to P1.0
		1	PWM2OE1	R/W	0	PWM2 output control0: Disable1: PWM2 enable and output to P3.6
		0	PWM2OE0	R/W	0	PWM2 output control0: Disable1: PWM2 enable and output to P1.1

\_\_\_\_\_



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						Master I <sup>2</sup> C SDA select
		7	MSDASEL	R/W	0	0: P3.5 as Master $I^2C$ SDA
						1: P1.6 as Master I <sup>2</sup> C SDA
				-		Master $I^2C$ SCL select
		6	MSCLSEL	R/W	0	0: P1.3 as Master I <sup>2</sup> C SCL
						1: P0.2 as Master I <sup>2</sup> C SCL
		5	PWM6OE2	R/W	0	PWM6 output control
						0: Disable 1: PWM6 enable and output to P1.3
B7h	PWMOE2	4	PWM6OE1	R/W	0	PWM6 output control 0: Disable 1: PWM6 enable and output to P0.7
						PWM6 output control
		3	PWM6OE0	R/W	0	0: Disable 1: PWM6 enable and output to P0.3
						PWM5 output control
		2	PWM50E2	R/W	0	0: Disable 1: PWM5 enable and output to P1.4
					-	PWM5 output control
		1	PWM5OE1	R/W	0	0: Disable 1: PWM5 enable and output to P0.6
		0	DWALSOED	DAV	0	PWM5 output control
		0	PWM5OE0	R/W	0	0: Disable 1: PWM5 enable and output to P0.1
		5	PT2	R/W	0	Timer2 Interrupt Priority Low bit
		4	PS	R/W	0	Serial Port (UART) Interrupt Priority Low bit
B8h	IP	3	PT1	R/W	0	Timer1 Interrupt Priority Low bit
Don		2	PX1	R/W	0	External INT1 Pin Interrupt Priority Low bit
		1	PT0	R/W	0	Timer0 Interrupt Priority Low bit
		0	PX0	R/W	0	External INTO Pin Interrupt Priority Low bit
		5	PT2H	R/W	0	Timer2 Interrupt Priority High bit
		4	PSH	R/W	0	Serial Port (UART) Interrupt Priority High bit
B9h	IPH	3	PT1H	R/W	0	Timer1 Interrupt Priority High bit
271		2	PX1H	R/W	0	External INT1 Pin Interrupt Priority High bit
		1	PT0H	R/W	0	Timer0 Interrupt Priority High bit
		0	PX0H	R/W	0	External INTO Pin Interrupt Priority High bit
		7	PPWM	R/W	0	PWM0/PWM1 Interrupt Priority Low bit
		5	PLVD	R/W	0	LVD Interrupt Priority Low bit
<b>D</b> 11	104	4	PI2C	R/W	0	I <sup>2</sup> C Interrupt Priority Low bit
BAh	IP1	3	PADI	R/W	0	ADC Interrupt Priority Low bit
		2	PX2	R/W	0	External INT2 Pin Interrupt Priority Low bit
		1	PPX DT2	R/W	0	Port0~Port3 pin change Interrupt Priority Low bit
		0	PT3 PPWMH	R/W	0	Timer3 Interrupt Priority Low bit
		75	PPWMH PLVDH	R/W R/W	0	PWM0/PWM1 Interrupt Priority High bit LVD Interrupt Priority High bit
	IP1H	4	PLVDH PI2CH	R/W	0	I <sup>2</sup> C Interrupt Priority High bit
BBh		4	PADIH	R/W	0	ADC Interrupt Priority High bit
וונט		2	PX2H	R/W	0	External INT2 Pin Interrupt Priority High bit
		1	PPXH	R/W	0	Port0~Port3 Interrupt Priority High bit
		0	РТЗН	R/W	0	Timer3 Interrupt Priority High bit
			. 1.011		v	P0.7~P0.0 pin individual Wake-up/Interrupt enable control
C5h	POWKUP	7~0	POWKUP	R/W	00h	0: Disable;
						1: Enable.
C6h	P2WKUP	7~0 P	P2WKUP	R/W	005	P2.7~P2.0 pin individual Wake-up/Interrupt enable control 0: Disable;
					00h	1: Enable.
		+				P3.7~P3.0 pin individual Wake-up/Interrupt enable control
C7h	<b>P3WKUP</b>	7~0	P3WKUP	R/W	00h	0: Disable;
				L		1: Enable.



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7		P/W	0	Timer2 overflow flag Set by H/W when Timer/Counter 2 overflows unless RCLK=1 or
			TF2	R/W	0	TCLK=1. This bit must be cleared by S/W.
						T2EX interrupt pin falling edge flag
		6	EXF2	R/W	0	Set when a capture or a reload is caused by a negative transition on
						T2EX pin if EXEN2=1. This bit must be cleared by S/W.
		5	RCLK	R/W	0	UART receive clock control bit 0: Use Timer1 overflow as receive clock for serial port in mode 1 or 3
			KELK	10 11	0	1: Use Timer2 overflow as receive clock for serial port in mode 1 or 3
						UART transmit clock control bit
				DAV	0	0: Use Timer1 overflow as transmit clock for serial port in mode 1 or
		4	TCLK	R/W	0	3 1: Use Timer2 overflow as transmit clock for serial port in mode 1 or
						3
						T2EX pin enable
C8h	T2CON	3	EXEN2	R/W	0	0: T2EX pin disable
						1: T2EX pin enable, it cause a capture or reload when a negative transition on T2EX pin is detected if RCLK=TCLK=0
					L	Timer2 run control
		2	TR2	R/W	0	0:timer stops
						1:timer runs
		1	CT2N	R/W	0	Timer2 Counter/Timer select bit 0: Timer mode, Timer2 data increases at 2 System clock cycle rate
			C121N	К/ W	U	1: Counter mode, Timer2 data increases at 2 System clock cycle rate
			CPRL2N			Timer2 Capture/Reload control bit
						0: Reload mode, auto-reload on Timer2 overflows or negative
		0		R/W	0	transitions on T2EX pin if EXEN2=1. 1: Capture mode, capture on negative transitions on T2EX pin if
		0		K, W	0	EXEN2=1.
						If RCLK=1 or TCLK=1, CPRL2N is ignored and timer is forced
┣───┤		+				to auto-reload on Timer2 overflow.
	IAPWE	7~0	IAPWE	W	_	Write 47h to set IAPWE control flag; Write other value to clear IAPWE and EEPWE flag. It is recommended to clear it immediately
		/~0	11 11 11 L			after IAP write.
						Write E2h to set EEPWE control flag; Write other value to clear
		7~0	EEPWE	W	-	IAPWE and EEPWE flag. It is recommended to clear it immediately
			IAPWE	R	0	after EEPROM write.
C9h		7				Flag indicates Flash memory can be written by IAP or not 0: IAP Write disable
C)11		,				1: IAP Write enable
		6	IAPTO	R	0	IAP (or EEPROM write) Time-Out flag
						Set by H/W when IAP (or EEPROM write) Time-out occurs.
						Cleared by H/W when IAPWE=0 and EEPWE=0.
		5	EEPWE	R	0	Flag indicates EEPROM memory can be written or not 0: EEPROM Write disable
					Ŭ	1: EEPROM Write enable
CAh	RCP2L	7~0	RCP2L	R/W	00h	Timer2 reload/capture data low byte
CBh	RCP2H	7~0	RCP2H	R/W	00h	Timer2 reload/capture data high byte
CCh	TL2	7~0	TL2	R/W	00h	Timer2 data low byte
CDh	TH2	7~0	TH2	R/W	00h	Timer2 data high byte
CEh CEh	EXA2	7~0 7~0	EXA2	R/W	00h	Expansion accumulator 2 Expansion accumulator 3
CFh	EXA3	7~0	EXA3 CY	R/W R/W	00h 0	ALU carry flag
	DOh <b>PSW</b>	6	AC	R/W	0	ALU auxiliary carry flag
		5	F0	R/W	0	General purpose user-definable flag
DOI		4	RS1	R/W	0	Register Bank Select bit 1
D0h		3	RS0	R/W	0	Register Bank Select bit 0
		2	OV	R/W	0	ALU overflow flag
		1	F1	R/W	0	General purpose user-definable flag
		0	Р	R/W	0	Parity flag



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
D1h	PWM0DH	7~0		R/W	00h	PWM0 duty high byte
D2h	PWM0DL	7~0		R/W	00h	PWM0 duty low byte
D3h	PWM1DH	7~0	PWM1DH	R/W	00h	PWM1 duty high byte
D4h	PWM1DL	7~0	PWM1DL	R/W	00h	PWM1 duty low byte
D5h	PWM2DH	7~0	PWM2DH	R/W	00h	PWM2 duty high byte
D6h	PWM2DL	7~0	PWM2DL	R/W	00h	PWM2 duty low byte
		5	STPSCK	R/W	1	Set 1 to stop Slow clock in Stop Mode.
		4	STPPCK	R/W	0	Set 1 to stop UART/Timer0/1/2 clock in Idle mode for current reducing.
		3	STPFCK	R/W	0	Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.
D8h	CLKCON	2	SELFCK	R/W	0	System clock select. This bit can be changed only when STPFCK=0. 0: Slow clock 1: Fast clock
		1~0	CLKPSC	R/W	11	System clock prescaler. Effective after 16 clock cycles (Max.) delay. 00: System clock is Fast/Slow clock divided by 16 01: System clock is Fast/Slow clock divided by 4 10: System clock is Fast/Slow clock divided by 2 11: System clock is Fast/Slow clock divided by 1
	<b>PWM0PRDH</b>			R/W	FFh	PWM0 period high byte
	<b>PWM0PRDL</b>			R/W	FFh	PWM0 period low byte
DBh	PWM1PRDH	7~0	PWM1PRDH	R/W	FFh	PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 period high byte
DCh	PWM1PRDL	7~0	PWM1PRDL	R/W	FFh	PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 period low byte
DDh	PWM3DH	7~0	PWM3DH	R/W	00h	PWM3 duty high byte
DEh	PWM3DL	7~0	PWM3DL	R/W	00h	PWM3 duty low byte
E0h	ACC	7~0	ACC	R/W	00h	Accumulator
		7	MIEN	R/W	0	Master I <sup>2</sup> C enable 0: disable 1: enable
		6	MIACKO	R/W	0	When Master I <sup>2</sup> C receive data, send acknowledge to I <sup>2</sup> C Bus 0: ACK to slave device 1: NACK to slave device
		5	MIIF	R/W	0	Master I <sup>2</sup> C Interrupt flag 0: write 0 to clear it 1: Master I <sup>2</sup> C transfer one byte complete
E1h	MICON	4	MIACKI	R	_	When Master I <sup>2</sup> C transfer, acknowledgement form I <sup>2</sup> C bus (read only) 0: ACK received 1: NACK received
		3	MISTART	R/W	0	Master I <sup>2</sup> C Start bit 1: start I <sup>2</sup> C bus transfer
		2	MISTOP	R/W	1	Master I <sup>2</sup> C Stop bit 1: send STOP signal to stop I <sup>2</sup> C bus
		1~0	MICR	R/W	00	Master I <sup>2</sup> C (SCL) clock frequency selection 00: Fsys/4 (ex. If Fsys=16MHz, I <sup>2</sup> C clock is 4M Hz) 01: Fsys/16 (ex. If Fsys=16MHz, I <sup>2</sup> C clock is 1M Hz) 10: Fsys/64 (ex. If Fsys=16MHz, I <sup>2</sup> C clock is 250K Hz) 11: Fsys/256 (ex. If Fsys=16MHz, I <sup>2</sup> C clock is 62.5K Hz)
E2h	MIDAT	7~0	MIDAT	R/W	00	<ul> <li>Master I<sup>2</sup>C data shift register</li> <li>(W): After Start and before Stop condition, write this register will resume transmission to I<sup>2</sup>C bus</li> <li>(R): After Start and before Stop condition, read this register will resume receiving from I<sup>2</sup>C bus</li> </ul>



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						Low Voltage Reset(LVR) select. (Same as CFGWH LVRE function)
						0000: Set LVR at 2.25V
						0001: Set LVR at 2.40V
						0010: Set LVR at 2.55V
						0011: Set LVR at 2.65V
						0100: Set LVR at 2.80V
						0101: Set LVR at 2.95V
						0110: Set LVR at 3.10V
E3h	LVRCON	3~0	LVRSEL	R/W	0h	0111: Set LVR at 3.25V
2011	2110011	2 0	LINGLE	10 11	011	1000: Set LVR at 3.40V
						1001: Set LVR at 3.55V
						1010: Set LVR at 3.70V
						1011: Set LVR at 3.85V
						1100: Set LVR at 4.00V
						1101: Set LVR at 4.15V
						1110: Set LVR at 4.30V
						1111: Set LVR at 4.50V
		4	LUDIE	DAV	0	
		4	LVDIF	R/W	0	LVD interrupt flag, write 0 to clear this bit
						Low Voltage Detect(LVD) select
						0000: LVD disable
						0001: Set LVD at 2.40V
						0010: Set LVD at 2.55V
						0011: Set LVD at 2.65V
						0100: Set LVD at 2.80V
						0101: Set LVD at 2.95V
E4h	LVDCON					0110: Set LVD at 3.10V
1.411	Libcon	3~0	LVDSEL	R/W	Oh	0111: Set LVD at 3.25V
						1000: Set LVD at 3.40V
						1001: Set LVD at 3.55V
						1010: Set LVD at 3.70V
						1011: Set LVD at 3.85V
						1100: Set LVD at 4.00V
						1101: Set LVD at 4.15V
						1110: Set LVD at 4.30V
						1111: Set LVD at 4.45V
	LVRPD		LVRPD	w	00h	LVRPD: LVR and POR power down option
E5h		7~0				Write 0x37 to force LVR disable, POR disable
						Write 0x38 to force LVR disable, POR enable
E6h	EXA	7~0	EXA	R/W	00h	Expansion accumulator
E7h	EXB	7~0	EXB	R/W	00h	Expansion B register
E9h	PWM4DH	7~0	PWM4DH	R/W	00h	PWM4 duty high byte
EAh	PWM4DL	7~0	PWM4DL	R/W	00h	PWM4 duty low byte
EBh	PWM5DH	7~0	PWM5DH	R/W	00h	PWM5 duty high byte
ECh	PWM5DL	7~0	PWM5DL	R/W	00h	PWM5 duty low byte
EDh	PWM6DH	7~0	PWM6DH	R/W	00h	PWM6 duty high byte
EEh	PWM6DL	7~0	PWM6DL	R/W	00h	PWM6 duty low byte
F0h	B	7~0	В	R/W	00h	B register
F1h	CRCDL	7~0	CRCDL	R/W	FFh	16-bit CRC data bit 7~0
F2h	CRCDH	7~0	CRCDH	R/W	FFh	16-bit CRC data bit 15~8
F3h	CRCIN	7~0	CRCIN	W	_	CRC input data
F5h	CFGBG	4~0	BGTRIM	R/W	_	VBG trimming value
1.511	CFGBG CFGWL		DOTIM	R/W R/W		FRC frequency adjustment
F6h		6~0	FRCF		_	00h: lowest frequency
						7Fh: highest frequency
						Watchdog Timer Reset control
F7h	AUX2	7~6	WDTE	R/W	_	0x: WDT disable
1 / 11	110/11/2	/~0		10/11		10: WDT enable in Fast/Slow mode, disable in Idle/Halt/Stop mode
		1	L	<u> </u>		,




Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						11: WDT always enable
		5	PWRSAV	R/W	_	Set 1 to reduce the chip's power consumption at Idle/Halt/Stop Mode.
		4	VBGOUT	R/W	0	Bandgap voltage output control 0: P3.2 as normal I/O 1: Bandgap voltage output to P3.2 pin, when ADCHS = 4'b1100
		3	DIV32	R/W	0	only active when MULDVI16 =1 0: instruction DIV as 16/16 bit division operation 1: instruction DIV as 32/16 bit division operation
		2~1	IAPTE	R/W	11	IAP (or EEPROM write) watchdog timer enable 00: Disable 01: wait 1.6mS trigger watchdog time-out flag 10: wait 3.2mS trigger watchdog time-out flag 11: wait 12.8mS trigger watchdog time-out flag
		0	MULDIV16	R/W	0	0: instruction MUL/DIV as 8*8, 8/8 operation 1: instruction MUL/DIV as 16*16, 16/16 or 32/16 operation
		7	CLRWDT	R/W	0	Set 1 to clear WDT, H/W auto clear it at next clock cycle
		6	CLRTM3	R/W	0	Set 1 to clear Timer3, HW auto clear it at next clock cycle.
		5	VBGEN	R/W	0	force VBG generator enable 0: VBG generator is automatically enable and disable 1: Force VBG generator enable except in IDLE/HALT/STOP mode.
F8h	F8h AUX1		ADSOC	R/W	0	ADC Start of Conversion Set 1 to start ADC conversion. Cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.
			CLRPWM0	R/W	1	PWM0 clear enable 0: PWM0 is running 1: PWM0 is cleared and held
		2	CLRPWM1	R/W	1	PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 clear enable 0: PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 is running 1: PWM1/PWM2/PWM3/PWM4/PWM5/PWM6 is cleared and held
		0	DPSEL	R/W	0	Active DPTR Select

\_\_\_\_\_



Adr	Flash	Bit#	Bit Name	Description
1FFBh	CFGBG	4~0	BGTRIM	FRC frequency adjustment. VBG is trimmed to 1.22V in chip manufacturing. BGTRIM records the adjustment data.
1FFDh	CFGWL	6~0	FRCF	FRC frequency adjustment. FRC is trimmed to 16.588 MHz in chip manufacturing. FRCF records the adjustment data.
		7	PROT	Flash Code Protect, 1=Protect
		6	XRSTE	External Pin Reset enable, 1=enable.
1FFFh	CFGWH		LVRE	Low Voltage Reset function select 0000: Set LVR at 2.25V 0001: Set LVR at 2.40V 0010: Set LVR at 2.55V 0011: Set LVR at 2.65V 0100: Set LVR at 2.80V 0101: Set LVR at 2.95V 0110: Set LVR at 3.10V 0111: Set LVR at 3.25V 1000: Set LVR at 3.25V 1000: Set LVR at 3.40V 1001: Set LVR at 3.55V 1010: Set LVR at 3.70V 1011: Set LVR at 3.85V 1100: Set LVR at 4.15V 1110: Set LVR at 4.30V 1111: Set LVR at 4.45V
		1	PREAD	Reserved
		0	FRCPSC	Reserved





# **INSTRUCTION SET**

Instructions are 1, 2 or 3 bytes long as listed in the 'byte' column below. Each instruction takes 2~32 System clock cycles to execute as listed in the 'cycle' column below.

	ARITHMETIC		ARITHMETIC							
Mnemonic	Description	byte	cycle	opcode						
ADD A,Rn	Add register to A	1	2	28-2F						
ADD A,dir	Add direct byte to A	2	2	25						
ADD A,@Ri	Add indirect memory to A	1	2	26-27						
ADD A,#data	Add immediate to A	2	2	24						
ADDC A,Rn	Add register to A with carry	1	2	38-3F						
ADDC A,dir	Add direct byte to A with carry	2	2	35						
ADDC A,@Ri	Add indirect memory to A with carry	1	2	36-37						
ADDC A,#data	Add immediate to A with carry	2	2	34						
SUBB A,Rn	Subtract register from A with borrow	1	2	98-9F						
SUBB A,dir	Subtract direct byte from A with borrow	2	2	95						
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	2	96-97						
SUBB A,#data	Subtract immediate from A with borrow	2	2	94						
INC A	Increment A	1	2	04						
INC Rn	Increment register	1	2	08-0F						
INC dir	Increment direct byte	2	2	05						
INC @Ri	Increment indirect memory	1	2	06-07						
DEC A	Decrement A	1	2	14						
DEC Rn	Decrement register	1	2	18-1F						
DEC dir	Decrement direct byte	2	2	15						
DEC @Ri	Decrement indirect memory	1	2	16-17						
INC DPTR	Increment data pointer	1	4	A3						
MUL AB	Multiply A by B	1	8/16	A4						
DIV AB	Divide A by B	1	8/16/32	84						
DA A	Decimal Adjust A	1	2	D4						

	LOGICAL							
Mnemonic	Description	byte	cycle	opcode				
ANL A,Rn	AND register to A	1	2	58-5F				
ANL A,dir	AND direct byte to A	2	2	55				
ANL A,@Ri	AND indirect memory to A	1	2	56-57				
ANL A,#data	AND immediate to A	2	2	54				
ANL dir,A	AND A to direct byte	2	2	52				
ANL dir,#data	AND immediate to direct byte	3	4	53				
ORL A,Rn	OR register to A	1	2	48-4F				
ORL A,dir	OR direct byte to A	2	2	45				
ORL A,@Ri	OR indirect memory to A	1	2	46-47				
ORL A,#data	OR immediate to A	2	2	44				
ORL dir,A	OR A to direct byte	2	2	42				
ORL dir,#data	OR immediate to direct byte	3	4	43				
XRL A,Rn	Exclusive-OR register to A	1	2	68-6F				
XRL A,dir	Exclusive-OR direct byte to A	2	2	65				
XRL A, @Ri	Exclusive-OR indirect memory to A	1	2	66-67				
XRL A,#data	Exclusive-OR immediate to A	2	2	64				
XRL dir,A	Exclusive-OR A to direct byte	2	2	62				
XRL dir,#data	Exclusive-OR immediate to direct byte	3	4	63				
CLR A	Clear A	1	2	E4				
CPL A	Complement A	1	2	F4				
SWAP A	Swap Nibbles of A	1	2	C4				



LOGICAL							
Mnemonic	Description	byte	cycle	opcode			
RL A	Rotate A left	1	2	23			
RLC A	Rotate A left through carry	1	2	33			
RR A	Rotate A right	1	2	03			
RRC A	Rotate A right through carry	1	2	13			

\_\_\_\_

	DATA TRANSFER			
Mnemonic	Description	byte	cycle	opcode
MOV A,Rn	Move register to A	1	2	E8-EF
MOV A,dir	Move direct byte to A	2	2	E5
MOV A,@Ri	Move indirect memory to A	1	2	E6-E7
MOV A,#data	Move immediate to A	2	2	74
MOV Rn,A	Move A to register	1	2	F8-FF
MOV Rn,dir	Move direct byte to register	2	4	A8-AF
MOV Rn,#data	Move immediate to register	2	2	78-7F
MOV dir,A	Move A to direct byte	2	2	F5
MOV dir,Rn	Move register to direct byte	2	4	88-8F
MOV dir,dir	Move direct byte to direct byte	3	4	85
MOV dir,@Ri	Move indirect memory to direct byte	2	4	86-87
MOV dir,#data	Move immediate to direct byte	3	4	75
MOV @Ri,A	Move A to indirect memory	1	2	F6-F7
MOV @Ri,dir	Move direct byte to indirect memory	2	4	A6-A7
MOV @Ri,#data	Move immediate to indirect memory	2	2	76-77
MOV DPTR,#data	Move immediate to data pointer	3	4	90
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	8	93
MOVC A,@A+PC	Move code byte relative PC to A	1	8	83
MOVX A,@Ri	Move external data(A8) to A	1	8	E2-E3
MOVX A,@DPTR	Move external data(A16) to A	1	8	E0
MOVX @Ri,A	Move A to external data(A8)	1	8	F2-F3
MOVX @DPTR,A	Move A to external data(A16)	1	8	F0
PUSH dir	Push direct byte onto stack	2	4	C0
POP dir	Pop direct byte from stack	2	4	D0
XCH A,Rn	Exchange A and register	1	2	C8-CF
XCH A,dir	Exchange A and direct byte	2	2	C5
XCH A,@Ri	Exchange A and indirect memory	1	2	C6-C7
XCHD A,@Ri	Exchange A and indirect memory nibble	1	2	D6-D7

	BOOLEAN							
Mnemonic	Description	byte	cycle	opcode				
CLR C	Clear carry	1	2	C3				
CLR bit	Clear direct bit	2	2	C2				
SETB C	Set carry	1	2	D3				
SETB bit	Set direct bit	2	2	D2				
CPL C	Complement carry	1	2	B3				
CPL bit	Complement direct bit	2	2	B2				
ANL C,bit	AND direct bit to carry	2	4	82				
ANL C,/bit	AND direct bit inverse to carry	2	4	B0				
ORL C,bit	OR direct bit to carry	2	4	72				
ORL C,/bit	OR direct bit inverse to carry	2	4	A0				
MOV C,bit	Move direct bit to carry	2	2	A2				
MOV bit,C	Move carry to direct bit	2	4	92				



	BRANCHING							
Mnemonic	Description	byte	cycle	Opcode				
ACALL addr 11	Absolute jump to subroutine	2	4 (+2)	11-F1				
LCALL addr 16	Long jump to subroutine	3	4 (+2)	12				
RET	Return from subroutine	1	4 (+2)	22				
RETI	Return from interrupt	1	4 (+2)	32				
AJMP addr 11	Absolute jump unconditional	2	4 (+2)	01-E1				
LJMP addr 16	Long jump unconditional	3	4 (+2)	02				
SJMP rel	Short jump (relative address)	2	4 (+2)	80				
JC rel	Jump on carry $= 1$	2	4 (or 6)	40				
JNC rel	Jump on carry $= 0$	2	4 (or 6)	50				
JB bit,rel	Jump on direct bit $= 1$	3	4 (or 6)	20				
JNB bit,rel	Jump on direct bit $= 0$	3	4 (or 6)	30				
JBC bit,rel	Jump on direct bit $= 1$ and clear	3	4 (or 6)	10				
JMP @A+DPTR	Jump indirect relative DPTR	1	4 (+2)	73				
JZ rel	Jump on accumulator $= 0$	2	4 (or 6)	60				
JNZ rel	Jump on accumulator 0	2	4 (or 6)	70				
CJNE A, dir, rel	Compare A, direct, jump not equal relative	3	4 (or 6)	B5				
CJNE A,#data,rel	Compare A, immediate, jump not equal relative	3	4 (or 6)	B4				
CJNE Rn,#data,rel	Compare register, immediate, jump not equal relative	3	4 (or 6)	B8-BF				
CJNE @Ri,#data,rel	Compare indirect, immediate, jump not equal relative	3	4 (or 6)	B6-B7				
DJNZ Rn,rel	Decrement register, jump not zero relative	2	4 (or 6)	D8-DF				
DJNZ dir,rel	Decrement direct byte, jump not zero relative	3	4 (or 6)	D5				

MISCELLANEOUS						
Mnemonic	Description	byte	cycle	opcode		
NOP	No operation	1	2	00		

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11-F1 (for example), are used for absolute jumps and calls with the top 3 bits of the code being used to store the top three bits of the destination address.



# **ELECTRICAL CHARACTERISTICS**


## **1.** Absolute Maximum Ratings $(T_A=25^{\circ}C)$

Parameter	Rating	Unit	
Supply voltage	Supply voltage $V_{SS} = -0.3 \sim V_{SS} + 5.5$		
Input voltage	$V_{SS} - 0.3 \sim V_{CC} + 0.3$	V	
Output voltage	$V_{SS} - 0.3 \sim V_{CC} + 0.3$		
Output current high per all PIN	-80		
Output current low per all PIN	+150	mA	
Maximum Operating Voltage	5.5	V	
Operating temperature	-40 ~ +105	°C	
Storage temperature	-65 ~ +150	÷C	



Parameter	Symbol	Condition	s	Min	Тур	Max	Unit		
Operating Voltage	V <sub>CC</sub>	F <sub>SYS</sub> =16.588 N	MHz	2.2	_	5.5	V		
Input High	V <sub>IH</sub>	All Input	V <sub>CC</sub> =5V	$0.6V_{CC}$	-	_	V		
Voltage	V <sub>IH</sub>	All Input	V <sub>CC</sub> =3V	$0.6V_{CC}$	_	_	V		
Input Low	V <sub>IL</sub>	All Input	V <sub>CC</sub> =5V	_	_	$0.2V_{CC}$	V		
Voltage	V IL	All Input	V <sub>CC</sub> =3V	-	_	$0.2V_{CC}$	V		
I/O Port Source	т	All Output	V <sub>CC</sub> =5V, V <sub>OH</sub> =0.9V <sub>CC</sub>	6	12	_	mA		
Current	I <sub>OH</sub>	All Output	V <sub>CC</sub> =3V, V <sub>OH</sub> =0.9V <sub>CC</sub>	2.5	5	_	mA		
I/O Port Sink	т	All Output	V <sub>CC</sub> =5V, V <sub>OL</sub> =0.1V <sub>CC</sub>	22	44	_	mA		
Current	I <sub>OL</sub>	All Output,	V <sub>CC</sub> =3V, V <sub>OL</sub> =0.1V <sub>CC</sub>	10	20	—	mA		
		FAST mode	FRC=16.588 MHz	$5V$ $0.6V_{CC}$ $  3V$ $0.6V_{CC}$ $  5V$ $  0.2V$ $3V$ $  0.2V$ $3V$ $  0.2V$ $5V$ $  0.2V$ $5V$ $  0.2V$ $5V$ $6$ $12$ $ 9V_{CC}$ $2.5$ $5$ $ 3V$ $2.5$ $5$ $ 9V_{CC}$ $2.5$ $5$ $ 5V$ $22$ $44$ $ 3V$ $10$ $20$ $ 88$ MHz $8.3$ $  94$ MHz $ 4.7$ $ 3V$ $ 2.6$ $ 3C = 5V$ $ 2.6$ $ 3C = 3V$ $55$ $  3C = 5V$ $ 2.6$ $ 3C = 5V$ $ 2.6$ $-$					
				V <sub>CC</sub> =5V	FRC=8.694 MHz	_	5.6	_	
		FAST mode	FRC=16.588 MHz	_	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_	mA		
		V <sub>CC</sub> =3V	FRC=8.694 MHz		3.4				
		SI OW me de	SRC, V <sub>CC</sub> =5V	_	2.6	_			
		SLOW mode	SRC, V <sub>CC</sub> =3V	_	1.7	-			
		IDLE mode	SRC, V <sub>CC</sub> =5V		95				
Supply Current	т	(PWRSAV=0)	SRC, V <sub>CC</sub> =3V		55	5.5 - 0.2V <sub>CC</sub> 0.2V <sub>CC</sub>			
Suppry Current	I <sub>DD</sub>	IDLE mode	SRC, V <sub>CC</sub> =5V		40				
		(PWRSAV=1)	SRC, V <sub>CC</sub> =3V		16				
		IDLE mode	SRC, V <sub>CC</sub> =5V	_	26	_	۸		
		(PWRSAV=1,LVRPD=0x37)	SRC, V <sub>CC</sub> =3V		9	5.5 - 0.2V <sub>CC</sub> 0.2V <sub>CC</sub>	μΑ		
Voltage Input Low Voltage I/O Port Source Current I/O Port Sink Current		HLAT mode	V <sub>CC</sub> =5V		21				
		(PWRSAV=1)	V <sub>CC</sub> =3V	—	6	_			
Current I/O Port Sink		STOP mode	V <sub>CC</sub> =5V		0.3				
		STOP mode	V <sub>CC</sub> =3V		0.1	5.5 - 0.2V <sub>CC</sub> 0.2V <sub>CC</sub>			

**2. DC Characteristics** ( $T_A=25$  °C,  $V_{CC}=2.2V \sim 5.5V$ )





				_	4.45	_	
					4.30		
					4.15		
					3.00		
					3.85		
					3.70		1
					3.55		
LVR Reference	V	T			3.40		v
Voltage	$V_{LVR}$	T <sub>A</sub> =25°C			3.25		v
					3.10		
					2.95		
					2.80		
					2.65		
					2.55		
					2.40		
					2.25		1
LVR Hysteresis Voltage	V <sub>HYST</sub>	T <sub>A</sub> =25°C		_	±0.1	_	V
			-	4.45	_		
				4.30		-	
				4.15			
				3.00			
					3.85		- - V
					3.70		
					3.55		
LVD Reference Voltage	$V_{LVD}$	T <sub>A</sub> =25°C			3.40		
voltage					3.25		
					3.10		
					2.95		
					2.80		1
					2.65		1
					2.55		1
					2.40		1
Low Voltage Detection time	$T_{LVR}$	T <sub>A</sub> =25°C		100	_	_	μs
Dull Un Desister	D	V <sub>IN</sub> =0V	V <sub>CC</sub> =5V	1	33	_	KΩ
Pull-Up Resistor	r R <sub>P</sub>	V =UV	V <sub>CC</sub> =3V				- к()

\_\_\_\_



## 3. Clock Timing

Parameter	Condition	Min	Тур	Max	Unit
	25°C, V <sub>CC</sub> =4.5V	-1%	16.588	+1%	
FRC Frequency	0°C ~ 105°C, V <sub>CC</sub> =4.5V	-1.5%	16.588	+1.5%	MHz
	$0^{\circ}$ C ~ 105°C, V <sub>CC</sub> =3.0 ~ 5.5V	-3.5%	16.588	+3.5%	

## 4. Reset Timing Characteristics ( $T_A = -40^{\circ}C \sim +105^{\circ}C$ )

Parameter	Conditions	Min	Тур	Max	Unit
RESET Input Low width	Input $V_{CC}$ =5V ± 10 %	30			μs
WDT webeen time	V <sub>CC</sub> =5V, WDTPSC=11	_	49	_	
WDT wakeup time	V <sub>CC</sub> =3V, WDTPSC=11	_	55	_	ms
CPU start up time	$V_{CC} = 4V$	_	22.4	_	ms

# 5. ADC Electrical Characteristics ( $T_A=25^{\circ}C$ , $V_{CC}=3.0V \sim 5.5V$ , $V_{SS}=0V$ )

Parameter		Conditions	Min	Тур	Max	Unit
Total Accuracy	V	_	±2.5	±4	LCD	
Integral Non-Linearity	V <sub>CC</sub> =	$=5.12 \text{ V}, \text{V}_{\text{SS}}=0 \text{V}$	_	±3.2	±5	LSB
	Source im	pedance (Rs < 10KΩ)	-	-	2	
May Input Cleak $(f)$	Source im	pedance (Rs < $20K\Omega$ )	_	_	1	MHz
Max Input Clock (f <sub>ADC</sub> )	Source im	pedance (Rs < $50K\Omega$ )	-	-	0.5	МПZ
	Source is V	Source is VBG (ADCHS=1100b)		_	1.2	
Conversion Time	F	-	50	-	μs	
Bandgap Reference		V <sub>CC</sub> =2.5V~5.5V 25°C	-1.5%	1.22	+1.5%	
Voltage (V <sub>BG</sub> )	_	V <sub>CC</sub> =2.5V~5.5V -40°C~105°C	-1.8%	1.22	+1.8%	
ADC Reference	ADCVREFS=1	V <sub>CC</sub> =3V~5.5V 25°C	-1.7%	2.54	+1.7%	v
Voltage (V <sub>ADC</sub> )	ADCVKEF5=1	V <sub>CC</sub> =2.8V~5.5V -40°C~105°C	-2.3%	2.54	+2.3%	
V <sub>CC</sub> /4 Reference		V <sub>CC</sub> =5V, 25°C	-0.8%	1.252	+0.8%	
Voltage (V <sub>1/4</sub> )	_	V <sub>CC</sub> =3.6V, 25°C	-0.8%	0.902	+0.8%	
Input Voltage		_	V <sub>SS</sub>	_	V <sub>CC</sub>	V




## 6. EEPROM Characteristics


Parameter	Conditions	Min	Тур	Max	Unit
Write Voltage	−20°C ~ 85°C	3.0	5	5.5	V
Write Voltage	0°C ~105°C	4.5	5	5.5	v
	V <sub>CC</sub> =5V, -20°C	30K	-	_	
Write Endurance*	$V_{CC} = 5V, -10^{\circ}C$	50K	_	_	
write Endurance*	V <sub>CC</sub> =3.0V~5V, 85°C	50K	-	_	cycles
	V <sub>CC</sub> =4.5V, 0°C~105°C	50K	_	_	

Note: The value of this parameter is based on the characteristics of tested samples.





## 7. Characteristic Graphs

















\*POR: Power on reset. VCC should greater than POR when power on. Due to the variation of the manufacturing process, the POR value will be slightly different between different chips.

\*There are 16 levels of LVR to choose from by setting CFGWH






# **Package and Dice Information**

Please note that the package information provided is for reference only. Since this information is frequently updated, users can contact Sales to consult the latest package information and stocks.


#### Ordering information

Ordering number	Package
TM52F1363-MTP	Wafer/Dice blank chip
TM52F1363-COD	Wafer/Dice with code
TM52F1363-MTP-53	MSOP 10-pin (118mil)
TM52F1363-MTP-16	SOP-16 (150mil)
TM52F1363-MTP-46	TSSOP-20 ( 173mil )
TM52F1363-MTP-21	SOP-20 ( 300mil )
TM52F1363-MTP-28	SSOP-24 ( 150mil )
TM52F1363-MTP-23	SOP-28 (300mil)
TM52F1363-MTP-29	SSOP-28 ( 150mil )
TM52F1363-MTP-D1	QFN-20 (3*3*0.75-0.4mm)(L=0.25mm)
TM52F1363-MTP-C3	QFN-28 (4x4x0.75-0.4mm)





#### MSOP-10 (118mil) Package Dimension




SVMDOL	DI	MENSION IN M	ſM	DIN	MENSION IN IN	ICH
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
А	0.81	0.96	1.10	0.032	0.038	0.043
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.75	0.85	0.95	0.030	0.034	0.037
В	0.17	0.22	0.27	0.007	0.009	0.011
С	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
Е	4.75	4.90	5.05	0.187	0.193	0.199
E1	2.90	3.00	3.10	0.114	0.118	0.122
e		0.50 BSC			0.020 BSC	
L	0.40	0.55	0.70	0.016	0.022	0.028
θ	0°	3°	$6^{\circ}$	0°	3°	6°
JEDEC						

 $\land$  \*NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS.

MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.12 MM (0.005 INCH) PER SIDE. DIMENSION "E1" DOES NOT INCLUDE MOLD PROTRUSIONS MOLD PROTRUSIONS SHALL NOT EXCEED 0.25 MM (0.010 INCH) PER SIDE.




#### SOP-16 (150mil) Package Dimension




SYMBOL	DI	MENSION IN M	IM	DIN	IENSION IN IN	СН
STMBOL	MIN	NOM	MAX	MIN	NOM	MAX
А	1.35	1.55	1.75	0.0532	0.0610	0.0688
A1	0.10	0.18	0.25	0.0040	0.0069	0.0098
В	0.33	0.42	0.51	0.0130	0.0165	0.0200
С	0.19	0.22	0.25	0.0075	0.0087	0.0098
D	9.80	9.90	10.00	0.3859	0.3898	0.3937
E	5.80	6.00	6.20	0.2284	0.2362	0.2440
E1	3.80	3.90	4.00	0.1497	0.1536	0.1574
e		1.27 BSC			0.050 BSC	
h	0.25	0.38	0.50	0.0099	0.0148	0.0196
L	0.40	0.84	1.27	0.0160	0.0330	0.0500
θ	0°	$4^{\circ}$	$8^{\circ}$	0°	4°	8°
JEDEC			MS-01	2 (AC)		


\* NOTES : DIMENSION " D " DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM ( 0.006 INCH ) PER SIDE.







#### TSSOP-20 (173mil) Package Dimension









010 (D.O.)	D	IMENSION IN M	IM	DD	MENSION IN I	NCH
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
А			1.2	( <b>.</b>	*	0.047
A1	0,05	0.10	0.15	0.002	0.004	0.006
A2	0.8	0.93	1.05	0.031	0.036	0.041
В	0.19	-	0.3	0.007	(¥	0.012
D	6.4	6.5	6.6	0.252	0.256	0.260
E	6.25	6.4	6.55	0.246	0.252	0.258
EI	4.3	4.4	4.5	0.169	0.173	0.17
e		0.65 BSC			0.026 BSC	
L	0.45	0,60	0.75	0.018	0.024	0.030
θ	0 °		8 °	0 *		8 °
JEDEC			MO-153 /	C REV.F	10	

Notes :


Notes : 1.DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. 2.DIMENSION "EI" DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. 3.DIMENSION "B" DOES NOT INCLUDE DAMBAR PROTRUSION.ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08MM TOTAL IN EXCESS OF THE "B" DIMENSION AT MAXIMUM METERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07MM.

DETAIL A



O.10MM C SEATING PLANE

#### SOP-20 (300mil) Package Dimension




SYMDOL	DI	MENSION IN N	4M	DI	DIMENSION IN INCH			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX		
А	2.35	2.50	2.65	0.0926	0.0985	0.1043		
A1	0.10	0.20	0.30	0.0040	0.0079	0.0118		
В	0.33	0.42	0.51	0.0130	0.0165	0.0200		
С	0.23	0.28	0.32	0.0091	0.0108	0.0125		
D	12.60	12.80	13.00	0.4961	0.5040	0.5118		
Е	10.00	10.33	10.65	0.3940	0.4425	0.4910		
E1	7.40	7.50	7.60	0.2914	0.2953	0.2992		
e		1.27 BSC			0.050 BSC			
h	0.25	0.50	0.75	0.0100	0.0195	0.0290		
L	0.40	0.84	1.27	0.0160	0.0330	0.0500		
θ	0°	4°	8°	0°	4°	$8^{\circ}$		
JEDEC		MS-013 (AC)						


\* NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.


В



#### SSOP-24 (150mil) Package Dimension








SYMDOL	DI	MENSION IN M	ſM	DIMENSION IN INCH		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
А	1.35	1.55	1.75	0.053	0.061	0.069
A1	0.10	0.18	0.25	0.004	0.007	0.010
A2	-	-	1.50	-	-	0.059
В	0.20	0.25	0.30	0.008	0.010	0.012
С	0.18	0.22	0.25	0.007	0.009	0.010
D	8.56	8.65	8.74	0.337	0.341	0.344
Е	5.79	6.00	6.20	0.228	0.236	0.244
E1	3.81	3.90	3.99	0.150	0.154	0.157
е		0.635 BSC			0.025 BSC	
L	0.41	0.84	1.27	0.016	0.033	0.050
θ	0°	4°	$8^{\circ}$	0°	4°	$8^{\circ}$
JEDEC			M0-13	7 (AE)		

\* NOTES : DIMENSION " D " DOES NOT INCLUDE MOLD PROTRUSIONS OR GAT BURRS.

MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006 INCH PER SIDE.



#### SSOP-28 (150mil) Package Dimension




	DIN	IENSION IN	MM	DIM	ENSION IN II	NCH
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	1.50	1.65	1.80	0.06	0.06	0.07
A1	0.102	0.176	0.249	0.004	0.007	0.010
A2	1.40	1.475	1.55	0.06	0.06	0.06
В	0.20	0.25	0.30	0.01	0.01	0.01
С		0.2TYP		0.008TYP		
е		0.635TYP		0.025TYP		
D	9.804	9.881	9.957	0.386	0.389	0.392
E	5.842	6.020	6.198	0.230	0.237	0.244
E1	3.86	3.929	3.998	0.152	0.155	0.157
L	0.406	0.648	0.889	0.016	0.026	0.035
θ	0°	4°	8°	0°	4°	8°
JEDEC			M0-13	37(AF)		

 $\triangle$  \*NOTES: DIMENSION "D" DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS. MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006 INCH PER SIDE.



#### SOP-28 ( 300mil ) Package Dimension




SVMDOL	DI	MENSION IN M	ſМ	DIMENSION IN INCH			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
А	2.35	2.50	2.65	0.0926	0.0985	0.1043	
A1	0.10	0.20	0.30	0.0040	0.0079	0.0118	
В	0.33	0.42	0.51	0.0130	0.0165	0.0200	
С	0.23	0.28	0.32	0.0091	0.0108	0.0125	
D	17.70	17.90	18.10	0.6969	0.7047	0.7125	
Е	10.00	10.33	10.65	0.3940	0.4425	0.4910	
E1	7.40	7.50	7.60	0.2914	0.2953	0.2992	
е		1.27 BSC			0.050 BSC		
h	0.25	0.50	0.75	0.0100	0.0195	0.0290	
L	0.40	0.84	1.27	0.0160	0.0330	0.0500	
θ	0°	$4^{\circ}$	8°	0°	4°	8°	
JEDEC			MS-013	(AE)		•	

 $\underline{\mathbb{A}}$  \* Notes : dimension  $\mathbb{V}$  does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs shall

NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.



#### QFN 20 (3\*3\*0.75-0.4mm) (L=0.25mm) Package Dimension



A1


A2

ł

	机械厂	Rd/mm				
字符 SYMBOL	最小值 MIN	典型值 NOMINAL	最大值 MAX			
Α	0.70	0.75	0.80			
A1	-	0.02	0.05			
A2	0.203 REF					
b	0.15	0.20	0.25			
D	2.90	3.00	3.10			
DS	1.80	1.90	2.00			
Е	2.90	3.00	3.10			
E2	1.80	1.90	2.00			
e	0.40 BSC					
к	0.20	0.30	0.40			
L	0.20	0.25	0.30			
h	0.20	0.25	0.30			
Ne	1.60 BSC					
Nd	1.60 BSC					



### QFN-28 (4x4x0.75-0.4mm) Package Dimension



SYMBOL	DIMENSION IN MM			DIMENSION IN INCH			
	MIN	NOM	MAX	MIN	NOM	MAX	
А	0.7	0.75	0.8	0.028	0.030	0.031	
A1	0	0.02	0.05	0	0.001	0.002	
A3	0,203 REF			0.008 REF			
В	0.15	0.2	0.25	0.006	0.008	0.010	
D	4 BSC			0.157			
Е	4 BSC			0.157			
D2	2.2	2.3	2.4	0.087	0.091	0.094	
E2	2.2	2,3	2.4	0.087	0.091	0.094	
e	0.4 BSC		0.016				
Ŀ	0.3	0.4	0.5	0.012	0.016	0.020	
К	0.45 REF			0.018			
JEDEC	MO-220						