



十速

# TM87PL35

## *DATA SHEET*

*Rev 1.1*

**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses tenx products for any such unintended or unauthorized application, Buyer shall indemnify and hold tenx and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that tenx was negligent regarding the design or manufacture of the part.

---

## AMENDMENT HISTORY

| <b>Version</b> | <b>Date</b> | <b>Description</b> |
|----------------|-------------|--------------------|
| 1.0            | Jan,2023    | New Release.       |
| 1.1            | May, 2023   | Modify Page.16     |

# CONTENTS

|  |    |
|--|----|
| AMENDMENT HISTORY .....                          | 2  |
| CONTENTS.....                                    | 3  |
| GENERAL DESCRIPTION .....                        | 4  |
| FEATURE.....                                     | 4  |
| APPLICATION.....                                 | 6  |
| BLOCK DIAGRAM .....                              | 6  |
| PAD ASSIGNMENT.....                              | 7  |
| PIN DESCRIPTION .....                            | 8  |
| SERIAL PROGRAM/READ CONNECT PINS: .....          | 9  |
| ELECTRICAL CHARACTERISTICS .....                 | 11 |
| TYPICAL APPLICATION CIRCUIT .....                | 18 |
| Appendix A TM87PL35(L/H) Instruction Table ..... | 19 |
| Symbol Description .....                         | 29 |
| MWM/MMW Rm Assignment .....                      | 30 |

## GENERAL DESCRIPTION

The TM87PL35(L/H) is a One Time Programmed ROM embedded high-performance 4-bit microcomputer with LCD driver. It contains all the necessary functions, such as 4-bit parallel processing ALU, ROM, RAM, I/O ports, timer, clock generator, dual clock operation, Resistance to Frequency Converter (RFC), EL panel driver, LCD driver, look-up table, watchdog timer and key matrix scanning circuitry in a signal chip.

## FEATURE

### 1. Low power dissipation.

- 1.5V/3V operating voltage range.

|           |                 |
|-----------|-----------------|
| TM87PL35L | 1.5V Power Mode |
| TM87PL35H | 3V Power Mode   |

### 2. Powerful instruction set.

- Binary addition, subtraction, BCD. BCD can be executed directly in addition, subtraction.
- Single-bit manipulation (set, reset, decision for branch).
- Various conditional branches.
- 16 initial working registers and manipulators. (can be extended to all RAM by Page Mode)
- Table look-up.
- LCD driver data transfer.

### 3. ROM (MTP) capacity.                                 3.75K                 x 16 bits.

- Instruction ROM Max. capacity     3.75K                 x 16 bits.
- Table ROM Max. capacity            4K                         x 8 bits.
- Built-in Table ROM Word/Byte Write by Instruction in 3V Power Mode

### 4. RAM capacity.   512                         x 4 bits.

### 5. With direct/index addressing mode in data RAM access.

### 6. LCD driver output.


- Max 240 LCD dots by 6 common outputs and 40 segment outputs.
- SEG24~39 can be defined as IOA1~4/CX, RR, RT, RH, IOB1~4/ELC, ELP, BZB, BZ, IOC/KI1~4, IOD1~4 by option.
- 1/1~1/6 Duty can be selected by option.
- 1/2 ~1/3 Bias can be selected by option.
- Single instruction to turn off all segments.
- COM1~6, SEG1~40 can be defined as CMOS or P\_open drain type output by option.
- COM1~6 pins can be mirrored to COM6~1 by option.
- COM2~6/6~2 can be defined as SEG32~36/SEG31~35 by option.

- Built-in regulator mode for VL1/2 by option.
7. Input/output ports.
- Port IOA 4 pins (with internal pull-low), and can be defined as SEG24~27/CX, RR, RT, RH by option. (RR, RT, RH only for 3V mode)
  - Port IOB 4 pins (with internal pull-low), and can be defined as SEG28~31/ELC, ELP, BZB, BZ by option.
  - Port IOC 4 pins (with internal pull-low, low-level-hold, input signal chattering prevention circuitry), and can be defined as SEG32~35/KI1~4 by option.
  - Port IOD 4 pins (with internal pull-low, input signal chattering prevention circuitry), and can be defined as SEG36~39 by option.
8. Interrupt function.
- External factors 4 (INT pin, Port IOC, IOD & KI input).
  - Internal factors 4 (Pre-Divider, Timer1, Timer2 & RFC).
9. Built-in EL-light driver.
- ELC, ELP. Can be defined as SEG28, 29/IOB1, 2 by option.
10. Built-in Alarm, clock or single tone melody generator.
- BZB, BZ. Can be defined as SEG30, 31/IOB3, 4 by option.
11. Built-in resistance to frequency converter.
- CX, RR, RT, RH. Can be defined as SEG24~27/IOA1~4 by option.
12. Built-in key matrix scanning function.
- KO1~KO16 (Shared with SEG1~16)
  - KI1~KI4. Can be defined as SEG32~35/IOC1~4 by option.
13. Two 6-bit programmable timers with programmable clock source.
- Read out the content in anytime
14. Watchdog timer.
15. Built-in voltage charge halver & pump circuit.
16. Dual clock operation
- slow clock oscillation can be defined as X'tal or external RC type oscillator by option.
  - fast clock oscillation can be defined as 3.58MHz ceramic resonator, internal R or external R type oscillator by option.
17. HALT function.
18. STOP function.
19. Built-in Low Battery Detect.
20. Built-in Low Voltage Reset(2 type).

## APPLICATION

- Timer/Calendar/Calculator/Thermometer

## BLOCK DIAGRAM



## PAD ASSIGNMENT

| No | Name             | No | Name           |
|----|------------------|----|----------------|
| 1  | BAK              | 31 | SEG14 (K14)    |
| 2  | XIN              | 32 | SEG15 (K15)    |
| 3  | XOUT             | 33 | SEG16 (K16)    |
| 4  | CFIN             | 34 | SEG17          |
| 5  | CFOUT            | 35 | SEG18          |
| 6  | GND              | 36 | SEG19          |
| 7  | VL1<VDD1>        | 37 | SEG20          |
| 8  | VL2<VDD2>        | 38 | SEG21          |
| 9  | VL3<VDD3>(VPP)   | 39 | SEG22          |
| 10 | CUP1             | 40 | SEG23          |
| 11 | CUP2             | 41 | SEG24/IOA1/CX  |
| 12 | COM1/COM6^/SEG31 | 42 | SEG25/IOA2/RR  |
| 13 | COM2/COM5^/SEG32 | 43 | SEG26/IOA3/RT  |
| 14 | COM3/COM4^/SEG33 | 44 | SEG27/IOA4/RH  |
| 15 | COM4/COM3^/SEG34 | 45 | SEG28/IOB1/ELC |
| 16 | COM5/COM2^/SEG35 | 46 | SEG29/IOB2/ELP |
| 17 | COM6/COM1^/SEG36 | 47 | SEG30/IOB3/BZB |
| 18 | SEG1 (K1)        | 48 | SEG31/IOB4/BZ  |
| 19 | SEG2 (K2)        | 49 | SEG32/IOC1/KI1 |
| 20 | SEG3 (K3)        | 50 | SEG33/IOC2/KI2 |
| 21 | SEG4 (K4)        | 51 | SEG34/IOC3/KI3 |
| 22 | SEG5 (K5)        | 52 | SEG35/IOC4/KI4 |
| 23 | SEG6 (K6)        | 53 | SEG36/IOD1     |
| 24 | SEG7 (K7)        | 54 | SEG37/IOD2     |
| 25 | SEG8 (K8)        | 55 | SEG38/IOD3     |
| 26 | SEG9 (K9)        | 56 | SEG39/IOD4     |
| 27 | SEG10 (K10)      | 57 | SEG40          |
| 28 | SEG11 (K11)      | 58 | RESET          |
| 29 | SEG12 (K12)      | 59 | INT            |
| 30 | SEG13 (K13)      | 60 | VBAT           |

### Symbol Description

'<>' : Pin name in TM8725

'()' : Attached function

'/' : Option function

'^' : Mirror Pin Name

**PIN DESCRIPTION**

| Name          | I/O    | Description   |
|---------------|--------|---|
| BAK           | P      | Positive Back-up voltage.<br>If BAK=VL1/2 or VREG at BCF=0, connect a 0.1uF capacitor to GND.<br>Positive voltage is need to BAK for Serial Program/Read Mode.  |
| VBAT          | P      | Positive supply voltage.<br>Positive voltage is need to VBAT for Serial Program/Read Mode.  |
| VL1~3         | P      | LCD supply voltage.<br><br>In 1.5V Power Mode & “LCD CHARGE PUMP MODE” option= “VL1 (NO REGULATOR)”, can connect positive power output to VL1 to enhance driver for no IAP application.<br><br>In 3V Power mode & “LCD CHARGE PUMP MODE” option= “VL1(NO REGULATOR)” or “VL2 (NO REGULATOR)”, can connect positive power to VL2 to enhance driver for no IAP application.<br><br>If “LCD CHARGE PUMP MODE” option= “VDL (1.05V)” or “VDL (2.10V)”, connect Capacitors to VL1~3<br><br>For 1/3Bias by Capacitor Voltage Divider mode, can connect positive power to VL3 to enhance driver for no IAP application.<br><br>High voltage is need to VL3 pin for Serial Program/Read Mode.<br><br>VL1~3 pins build-in output voltage from VBAT by option & switch to VL1 pin output voltage from VBAT/VDL in IAP Mode. |
| RESET         | I      | Input pin for external reset request signal, built-in internal pull-down resistor.<br>Positive voltage is need to RESET pin for Serial Program/Read Mode.   |
| INT           | I      | Input pin for external INT request signal.<br><br><ul style="list-style-type: none"> <li>• Falling edge or rising edge triggered is defined by option.</li> <li>• Internal pull-down or pull-up resistor is defined by option.</li> </ul>   |
| CUP1,2        | O      | Switching pins for supply the LCD driving voltage to the VL1~3 pins.<br><br><ul style="list-style-type: none"> <li>• Connect the CUP1 to CUP2 pins with non-polarized electrolytic capacitors when chip operated in 1/2 or 1/3 bias mode.</li> </ul>  |
| XIN<br>XOUT   | I<br>O | Low speed oscillator, generates clock for time base functions (clock specified. LCD alternating frequency. Alarm signal frequency) or system clock oscillation.<br><br><ul style="list-style-type: none"> <li>• The usage of 32 KHz Crystal oscillator or external RC oscillator is defined by option.</li> </ul>   |
| CFIN<br>CFOUT | I<br>O | High speed oscillator, system clock oscillation for FAST clock only or DUAL clock operation.<br><br>The usage of 3.58 MHz ceramic/resonator oscillator or external R type oscillator is defined by option   |
| COM1~6        | O      | Output pins for driving the common pins of the LCD panel.<br>COM1~6 pins can be mirrored to COM6~1 by option.<br>COM1~6 can be defined as COMS or Open Drain type output by option.<br><br>COM2~6/6~2 can be defined as SEG32~36/31~35 by option.<br>COM1 & SEG24 force same PSTB & DBUS option for CMOS or P_open drain type output.   |



| Name           | I/O    | Description   |
|----------------|--------|---|
| SEG1-40        | O      | Output pins for driving the LCD panel segment.<br>SEG24~27 can be defined as IOA1~4/CX, RR, RT, RH by option.<br>SEG28~31 can be defined as IOB1~4/ELC, ELP, BZB, BZ by option.<br>SEG32~35 can be defined as IOC1~4/KI1~4 by option.<br>SEG36~39 can be defined as IOD1~4 by option. SEG1~40 can be defined as COMS or Open Drain type output by option. |
| IOA1-4         | I/O    | Input/Output port A, and can be defined as SEG24~27/CX,RR,RT,RH by option.  |
| IOB1-4         | I/O    | Input/Output port B, and can be defined as SEG28~31/ELC, ELP, BZB, BZ by option.  |
| IOC1-4         | I/O    | Input/Output port C, and can be defined as SEG32~35/KI1~4 by option.<br>IOC3, 4 is Signal for Serial Program/Read Mode.   |
| IOD1~4         | I/O    | Input/Output port D, and can be defined as SEG36~39 by option.  |
| CX<br>RR,RT,RH | I<br>O | 1 input pin and 3 output pins for RFC application, and can be defined as SEG24~27/IOA1~4 by option.   |
| ELC/ELP        | O      | Output port for El panel driver, and can be defined as SEG28, 29/IOB1, 2 by option.   |
| BZB/BZ         | O      | Output port for alarm, clock or single tone melody generator, and can be defined as SEG30, 31/IOB3, 4 by option.  |
| KO1~KO16       | O      | Output port for key matrix scanning, shared with SEG1~16.   |
| KI1~4          | I      | Input port for key matrix scanning, and can be defined as SEG32~35/IOC1~4 by option.  |
| GND            | P      | Negative supply voltage.  |

## SERIAL PROGRAM/READ CONNECT PINS:

VBAT, BAK, VL3, GND, RESET, IOC3, IOC4

## ABSOLUTE MAXIMUM RATINGS

GND=0V

| Name                          | Symbol | Range              | Unit |
|-------------------------------|--------|--------------------|------|
| Maximum Supply Voltage        | VBAT   | -0.3 to 3.6        | V    |
|                               | VL1    | -0.3 to 2.1        |      |
|                               | VL2    | -0.3 to 3.6        |      |
|                               | VL3    | -0.3 to 6.0        |      |
|                               | VL4    | -0.3 to 6.0        |      |
|                               | VL5    | -0.3 to 6.0        |      |
| Maximum Input Voltage         | Vin1   | -0.3 to VBAT +0.3  | V    |
|                               | Vin2   | -0.3 to VL1/2 +0.3 |      |
| Maximum output Voltage        | Vout1  | -0.3 to VBAT +0.3  | V    |
|                               | Vout2  | -0.3 to VL1/2 +0.3 |      |
|                               | Vout3  | -0.3 to VL3 +0.3   |      |
|                               | Vout4  | -0.3 to VL4 +0.3   |      |
|                               | Vout5  | -0.3 to VL5 +0.3   |      |
| Maximum Operating Temperature | Topg   | -40 to +80         | °C   |
| Maximum Storage Temperature   | Tstg   | -40 to +125        |      |

**ALLOWABLE OPERATING CONDITIONS**

 at #1: 1.5V Power Mode  $T_a = -20^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ , GND=0V


 at #2: 3V Power Mode (BCF=0: BAK<VBAT) ,  $T_a = -20^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ , GND=0V

 at #3: 3V Power Mode (BCF=0: BAK=VBAT) ,  $T_a = -40^{\circ}\text{C}$  to  $80^{\circ}\text{C}$ , GND=0V

Crystal Mode condition: XIN&amp;XOUT without match capacitor

| Name  | Symb. | Condition  | Min.               | Max.       | Unit |
|---|-------|--|--------------------|------------|------|
| Supply LCD Voltage  | VL1   |  | 0.95               | 1.8        | V    |
|   | VL2   |  | 1.8                | 3.6        |      |
|   | VL3   |  | 1.8                | 5.4        |      |
| Oscillator Start-Up Voltage                                   | BAK   | Crystal Mode<br>BCF=1, #1                                | 1.4                |            |      |
|   |       | Crystal Mode<br>BCF=1, #2                                | 1.5                |            |      |
|   |       | Crystal Mode<br>BCF=1, #3                                | 1.6                |            |      |
| Oscillator Sustain Voltage                                    | BAK   | Crystal Mode<br>BCF=0, #1                                | 1.1                | 1.8        |      |
|   |       | Crystal Mode<br>BCF=0, #2                                | 1.1                | 3.6        |      |
|   |       | Crystal Mode<br>BCF=0, #3                                | 1.3                | 3.6        |      |
| Supply Voltage  | BAK   |  | 1.2 <sup>*1</sup>  | 3.6        |      |
|   | VBAT  | 1.5V Power Mode<br>without regulator                     | 1.2 <sup>*1</sup>  | 1.8        |      |
|   |       | 1.5V Power Mode<br>with regulator                        | 1.35 <sup>*1</sup> | 1.8        |      |
|   |       | 3V Power Mode<br>without regulator<br>BAK=VBAT for BCF=0 | 1.8                | 3.6        |      |
|   |       | 3V Power Mode<br>without regulator<br>BAK=VL1 for BCF=0  | 2.4                | 3.6        |      |
|   |       | 3V Power Mode<br>with regulator VL2=VDL                  | 2.0                | 3.6        |      |
|   |       | 3V Power Mode<br>with regulator VL1=VDL                  | 1.8                | 3.6        |      |
| Input "H" Voltage   | Vih1  | I/O, INT, RESETB, CX                                     | 0.8xVBAT           | VBAT       |      |
| Input "L" Voltage   | Vil1  |  | 0                  | 0.2 x VBAT |      |
| Input "H" Voltage   | Vih2  | OSCIN  | 0.8xBAK            | BAK        |      |
| Input "L" Voltage   | Vil2  |  | 0                  | 0.2 x BAK  |      |
| Operating Freq  | Fopg1 | Crystal Mode   | 32                 |            | KHz  |
|   | Fopg2 | RC Mode  | 10                 | 4096       |      |
|   | Fopg3 | CF Mode  | 1000               | 4096       |      |
| Power-down stable time<br>before Power-on reset<br>activation | Tpds  | Va= 0.1xVBAT   | 1                  |            | S    |
| Power-on reset activation<br>power rise time                  | Tpor  | Va/Vb=0.1/0.9 x VBAT<br>VBAT>=1.2V                       |                    | 10         | mS   |

\*1: Crystal mode need take care Oscillator Start-Up Voltage.



### ALLOWABLE OPERATING FREQUENCY

at Ta= -40°C to 80°C, GND=0V

| Condition | Maximum Operating Frequency |
|-----------|-----------------------------|
| BAK=1.2V  | 1 MHz                       |
| BAK=1.8V  | 4 MHz                       |
| BAK=2.2V  | 6 MHz                       |

### ELECTRICAL CHARACTERISTICS

#### Power Consumption

at Ta= -40°C to 80°C, GND=0V

Halt Condition: BCF=0, 1/3Bias, 1/6Duty, LCD Alternating Frequency=PH5, Charge Pump Cycle=PH4, Only 32.768 KHz Crystal oscillator operating, without loading.

| Name                  | Sym.   | Condition                                   | Min. | Typ. | Max. | Unit |
|-----------------------|--------|---|------|------|------|------|
| HALT mode             | IHALT1 | 1.5V Power Mode, VBAT=1.5V                  |      | 5    |      | uA   |
|                       | IHALT2 | 3V Power Mode (BCF=0=> BAK=VL1), VBAT=3.0V  |      | 2    |      |      |
|                       | IHALT3 | 3V Power Mode (BCF=0=> BAK=VBAT), VBAT=3.0V |      | 10   |      |      |
| STOP mode (VBAT=3.0V) | ISTOP1 | Disable LVR1 & Regulator & LVR2             |      |      | 1    |      |
|                       | ISTOP2 | Enable LVR1                                 |      | 0.2  | 1.5  |      |
|                       | ISTOP3 | Enable Regulator or LVR2                    |      | 1    | 3    |      |

Note: When RC oscillator function is operating, the current consumption will depend on the frequency of oscillation.

#### Internal RC Frequency Range

at Ta= -40°C to 80°C, GND=0V

| Option Mode | BAK  | Min.    | Typ.    | Max.    |
|-------------|------|---------|---------|---------|
| 2 MHz       | 1.5V | 0.6 MHz | 1.6 MHz | 2.6 MHz |
|             | 3.0V | 1.0 MHz | 2.0 MHz | 3.0 MHz |

**Input Resistance**

at #1: VBAT=1.5V (1.5V Power Mode)

at #2: VBAT=3.0V (3V Power Mode)

at Ta= -40°C to 80°C, GND=0V

| Name                          | Symb.  | Condition           | Min. | Typ. | Max. | Unit |
|-------------------------------|--------|---------------------|------|------|------|------|
| “L” Level Hold Tr. (IOC)      | Rllh1  | Vi=0.2VBAT, #1      | 10   | 40   | 100  | KΩ   |
|                               | Rllh2  | Vi=0.2VBAT, #2      | 10   | 40   | 100  |      |
| IOA, B, C, D, E Pull-Down Tr. | Rmad1  | Vi=VBAT, #1         | 200  | 500  | 1000 |      |
|                               | Rmad2  | Vi=VBAT, #2         | 200  | 500  | 1000 |      |
| INT Pull-up Tr.               | Rintu1 | Vi=VBAT, #1         | 50   | 200  | 1000 |      |
|                               | Rintu2 | Vi=VBAT, #2         | 50   | 350  | 1000 |      |
| INT Pull-Down Tr.             | Rintd1 | Vi=GND, #1          | 200  | 500  | 1000 |      |
|                               | Rintd2 | Vi=GND, #2          | 200  | 500  | 1000 |      |
| RES Pull-Up R                 | Rres1  | Vi=GND or VBAT, # 1 | 10   | 40   | 100  |      |
|                               | Rres2  | Vi=GND or VBAT, #2  | 10   | 40   | 100  |      |

**DC Output Characteristics**

at #1: VBAT=1.2V

at #2: VBAT=2.4V

at Ta= -40°C to 80°C, GND=0V

| Name               | Symb. | Condition       | Port  | Min. | Typ. | Max. | Unit |
|--------------------|-------|-----------------|---|------|------|------|------|
| Output “H” Voltage | Voh1a | Ioh= -100uA, #1 | COM1~6 & SEG1~40<br>(for DC/OD),<br>IOB~D, ELC, ELP,<br>BZB, BZ | 1.0  |      |      | V    |
|                    | Voh2a | Ioh= -1mA, #2   |   | 2.0  |      |      |      |
| Output “L” Voltage | Vol1a | Iol=200uA, #1   |   |      |      | 0.2  |      |
|                    | Vol2a | Iol=2mA, #2     |   |      |      | 0.4  |      |
| Output “H” Voltage | Voh1b | Ioh= -200uA, #1 | IOA, RR,<br>RT, RH, INT&CX<br>(Vol only)                        | 1.0  |      |      |      |
|                    | Voh2b | Ioh= -3mA, #2   |   | 2.0  |      |      |      |
| Output “L” Voltage | Vol1b | Iol=400uA, #1   |   |      |      | 0.2  |      |
|                    | Vol2b | Iol=5mA, #2     |   |      |      | 0.4  |      |
| Output “L” Voltage | Vol2c | Iol=40mA, #2    | COM1~6<br>(for LED)   |      |      | 0.6  |      |

**Segment Driver Output Characteristics**

at #1: VL1=1.2V

at #2: VL2=2.4V

at #3: VL1=1.05V

at #4: VL2=2.10V

at #5: VL3=2.4V

| Name                  | Symb.   | Condition              | For   | Min.  | Typ. | Max. | Unit. |  |
|-----------------------|---------|------------------------|-------|-------|------|------|-------|--|
| Static display Mode   |         |                        |       |       |      |      |       |  |
| Output “H” Voltage    | Voh12f  | Ioh= -1uA, #1, #2      | SEG-n | 2.2   |      |      | V     |  |
|                       | Voh34f  | Ioh= -1uA, #3          |       | 1.90  |      |      |       |  |
| Output “L” Voltage    | Vol12f  | Iol=1uA, #1, #2        |       |       |      | 0.2  |       |  |
|                       | Vol34f  | Iol=1uA, #3, #4        |       |       |      | 0.2  |       |  |
| Output “H” Voltage    | Voh12g  | Ioh=-10uA, #1, #2      | COM-n | 2.2   |      |      |       |  |
|                       | Voh34g  | Ioh=-10uA, #3          |       | 1.90  |      |      |       |  |
| Output “L” Voltage    | Vol12g  | Iol=10uA, #1, #2       |       |       |      | 0.2  |       |  |
|                       | Vol34g  | Iol=10uA, #3           |       |       |      | 0.2  |       |  |
| 1/2 Bias display Mode |         |                        |       |       |      |      |       |  |
| Output “H” Voltage    | Voh12f  | Ioh= -1uA, #1, #2      | SEG-n | 2.2   |      |      | V     |  |
|                       | Voh34f  | Ioh= -1uA, #3          |       | 1.90  |      |      |       |  |
| Output “L” Voltage    | Vol12f  | Iol=1uA, #1, #2        |       |       |      | 0.2  |       |  |
|                       | Vol34f  | Iol=1uA, #3, #4        |       |       |      | 0.2  |       |  |
| Output “H” Voltage    | Voh12g  | Ioh= -10uA, #1, #2     | COM-n | 2.2   |      |      |       |  |
|                       | Voh34g  | Ioh= -10uA, #3         |       | 1.90  |      |      |       |  |
| Output “M1” Voltage   | Vom112g | Iol/h= +/-10uA, #1, #2 |       | 1.0   |      | 1.4  |       |  |
|                       | Vom134g | Iol/h= +/-10uA, #3     |       | 0.85  |      | 1.25 |       |  |
| Output “L” Voltage    | Vol12g  | Iol=10uA, #1, #2       |       |       | 0.2  |      |       |  |
|                       | Vol34g  | Iol=10uA, #3           |       |       | 0.2  |      |       |  |
| 1/3 Bias display Mode |         |                        |       |       |      |      |       |  |
| Output “H” Voltage    | Voh12h  | Ioh= -1uA, #1, #2      | SEG-n | 3.4   |      |      | V     |  |
|                       | Voh34h  | Ioh= -1uA, #3, #4      |       | 2.95  |      |      |       |  |
|                       | Voh5h   | Ioh= -1uA, #5          |       | 2.2   |      |      |       |  |
| Output “M1” Voltage   | Vom112h | Iol/h= +/-1uA, #1, #2  |       | 1.0   |      | 1.4  |       |  |
|                       | Vom134h | Iol/h= +/-1uA, #3, #4  |       | 0.85  |      | 1.25 |       |  |
|                       | Vom15h  | Iol/h= +/-1uA, #5      |       | 0.6   |      | 1.0  |       |  |
| Output “M2” Voltage   | Vom212h | Iol/h= +/-1uA, #1, #2  |       | 2.2   |      | 2.6  |       |  |
|                       | Vom234h | Iol/h= +/-1uA, #3, #4  |       | 1.95  |      | 2.30 |       |  |
|                       | Vom25h  | Iol/h= +/-1uA, #5      |       | 1.4   |      | 1.8  |       |  |
| Output “L” Voltage    | Vol12h  | Iol=1uA, #1, #2        |       |       |      | 0.2  |       |  |
|                       | Vol34h  | Iol=1uA, #3, #4        |       |       |      | 0.2  |       |  |
|                       | Vol5h   | Iol=1uA, #5            |       |       |      | 0.2  |       |  |
| Output “H” Voltage    | Voh12i  | Ioh= -10uA, #1, #2     |       | COM-n | 3.4  |      |       |  |
|                       | Voh34i  | Ioh= -10uA, #3, #4     |       |       | 2.95 |      |       |  |
|                       | Voh5i   | Ioh= -1uA, #5          |       |       | 2.2  |      |       |  |
| Output “M1” Voltage   | Vom112i | Iol/h= +/-10uA, #1, #2 | 1.0   |       |      | 1.4  |       |  |
|                       | Vom134i | Iol/h= +/-10uA, #3, #4 | 0.85  |       |      | 1.25 |       |  |
|                       | Vom15i  | Iol/h= +/-10uA, #5     | 0.6   |       |      | 1.0  |       |  |
| Output “M2” Voltage   | Vom212i | Iol/h= +/-10uA, #1, #2 | 2.2   |       |      | 2.6  |       |  |
|                       | Vom234i | Iol/h= +/-10uA, #3, #4 | 1.90  |       |      | 2.30 |       |  |
|                       | Vom25i  | Iol/h= +/-10uA, #5     | 1.4   |       |      | 1.8  |       |  |
| Output “L” Voltage    | Vol12i  | Iol=10uA, #1, #2       |       |       |      | 0.2  |       |  |
|                       | Vol34i  | Iol=10uA, #3, #4       |       |       |      | 0.2  |       |  |
|                       | Vol5i   | Iol=10uA, #5           |       |       |      | 0.2  |       |  |

**Regulator & Low-Battery-Detect Circuit Characteristics**

at Ta= -20°C to 70°C, GND= 0V

| Name  | Symb. | Condition | Min.     | Typ. | Max.     | Unit |
|---|-------|-----------|----------|------|----------|------|
| VREG regulator output for BAK   | VREG  | VDX3~0=F  | Typ. -4% | 1.95 | Typ. +4% | V    |
|   |       | VDX3~0=E  |          | 1.90 |          |      |
|   |       | VDX3~0=D  |          | 1.85 |          |      |
|   |       | VDX3~0=C  |          | 1.80 |          |      |
|   |       | VDX3~0=B  |          | 1.75 |          |      |
|   |       | VDX3~0=A  |          | 1.70 |          |      |
|   |       | VDX3~0=9  |          | 1.65 |          |      |
|   |       | VDX3~0=8  |          | 1.60 |          |      |
|   |       | VDX3~0=7  |          | 1.55 |          |      |
|   |       | VDX3~0=6  |          | 1.50 |          |      |
|   |       | VDX3~0=5  |          | 1.45 |          |      |
|   |       | VDX3~0=4  |          | 1.40 |          |      |
|   |       | VDX3~0=3  |          | 1.35 |          |      |
|   |       | VDX3~0=2  |          | 1.30 |          |      |
|   |       | VDX3~0=1  |          | 1.25 |          |      |
| VDX3~0=0  | 1.20  |           |          |      |          |      |
| VDL regulator output for VL2 orBAK & for 3V Power Mode only & initial=2.10V | VDL   | VDL3~0=F  | Typ. -4% | 2.55 | Typ. +4% | V    |
|   |       | VDL3~0=E  |          | 2.50 |          |      |
|   |       | VDL3~0=D  |          | 2.45 |          |      |
|   |       | VDL3~0=C  |          | 2.40 |          |      |
|   |       | VDL3~0=B  |          | 2.35 |          |      |
|   |       | VDL3~0=A  |          | 2.30 |          |      |
|   |       | VDL3~0=9  |          | 2.25 |          |      |
|   |       | VDL3~0=8  |          | 2.20 |          |      |
|   |       | VDL3~0=7  |          | 2.15 |          |      |
|   |       | VDL3~0=6  |          | 2.10 |          |      |
|   |       | VDL3~0=5  |          | 2.05 |          |      |
|   |       | VDL3~0=4  |          | 2.00 |          |      |
|   |       | VDL3~0=3  |          | 1.95 |          |      |
|   |       | VDL3~0=2  |          | 1.90 |          |      |
|   |       | VDL3~0=1  |          | 1.85 |          |      |
| VDL3~0=0  | 1.80  |           |          |      |          |      |
| VDL regulator output for VL1 & initial=1.05V                                | VDL   | VDL3~0=F  | Typ. -4% | 1.70 | Typ. +4% | V    |
|   |       | VDL3~0=E  |          | 1.65 |          |      |
|   |       | VDL3~0=D  |          | 1.60 |          |      |
|   |       | VDL3~0=C  |          | 1.55 |          |      |
|   |       | VDL3~0=B  |          | 1.50 |          |      |
|   |       | VDL3~0=A  |          | 1.45 |          |      |
|   |       | VDL3~0=9  |          | 1.40 |          |      |
|   |       | VDL3~0=8  |          | 1.35 |          |      |
|   |       | VDL3~0=7  |          | 1.30 |          |      |
|   |       | VDL3~0=6  |          | 1.25 |          |      |
|   |       | VDL3~0=5  |          | 1.20 |          |      |
|   |       | VDL3~0=4  |          | 1.15 |          |      |
|   |       | VDL3~0=3  |          | 1.10 |          |      |
|   |       | VDL3~0=2  |          | 1.05 |          |      |
|   |       | VDL3~0=1  |          | 1.00 |          |      |
| VDL3~0=0  | 0.95  |           |          |      |          |      |

| Name  | Symb. | Condition | Min.     | Typ.      | Max.     | Unit |
|---|-------|-----------|----------|-----------|----------|------|
| VREG Stable time, BAK with 0.1 uF Capacitor | TREG  |           |          |           | 600      | mS   |
| LBD voltage                                 | VLBD  | LBD4~0=1F | Typ. -5% | 2.90      | Typ. +5% | V    |
|   |       | LBD4~0=1E |          | 2.85      |          |      |
|   |       | LBD4~0=1D |          | 2.80      |          |      |
|   |       | LBD4~0=1C |          | 2.75      |          |      |
|   |       | LBD4~0=1B |          | 2.70      |          |      |
|   |       | LBD4~0=1A |          | 2.65      |          |      |
|   |       | LBD4~0=19 |          | 2.60      |          |      |
|   |       | LBD4~0=18 |          | 2.55      |          |      |
|   |       | LBD4~0=17 |          | 2.50      |          |      |
|   |       | LBD4~0=16 |          | 2.45      |          |      |
|   |       | LBD4~0=15 |          | 2.40      |          |      |
|   |       | LBD4~0=14 |          | 2.35      |          |      |
|   |       | LBD4~0=13 |          | 2.30      |          |      |
|   |       | LBD4~0=12 |          | 2.25      |          |      |
|   |       | LBD4~0=11 |          | 2.20      |          |      |
|   |       | LBD4~0=10 |          | 2.15      |          |      |
|   |       | LBD4~0=0F |          | 2.10      |          |      |
|   |       | LBD4~0=0E |          | 2.05      |          |      |
|   |       | LBD4~0=0D |          | 2.00      |          |      |
|   |       | LBD4~0=0C |          | Typ. -0.1 |          |      |
|   |       | LBD4~0=0B | 1.90     |           |          |      |
|   |       | LBD4~0=0A | 1.85     |           |          |      |
|   |       | LBD4~0=09 | 1.80     |           |          |      |
|   |       | LBD4~0=08 | 1.75     |           |          |      |
|   |       | LBD4~0=07 | 1.70     |           |          |      |
|   |       | LBD4~0=06 | 1.65     |           |          |      |
|   |       | LBD4~0=05 | 1.60     |           |          |      |
|   |       | LBD4~0=04 | 1.55     |           |          |      |
|   |       | LBD4~0=03 | 1.50     |           |          |      |
|   |       | LBD4~0=02 | 1.45     |           |          |      |
| LBD4~0=01                                   | 1.40  |           |          |           |          |      |
| LBD4~0=00                                   | 1.35  |           |          |           |          |      |
| LBD circuit response time                   | TLBD  |           |          |           | 100      | uS   |
| LVR2 circuit response time                  | TLVR2 |           |          |           | 1        | mS   |

Note1: VREG & VDL : at VBAT=3.0/1.5V & voltage of option < VBAT for TM87PL35H/L

Note2: Spec range of LBD will be upped to ±? when LBD4~0 </>'09H' for TM87PL35H/L.

**Low-Voltage-Reset Circuit Characteristics**

at Ta= -40/20°C to 80/70°C, GND=0V for LVR1/2

| Name               | Symb. | Condition          | Min.      | Typ. | Max.      | Unit |
|--------------------|-------|--------------------|-----------|------|-----------|------|
| LVR1 Reset Voltage | Vlvr1 | 3V Power Mode Only | 0.90      | 1.50 | 2.55      | V    |
| LVR2 Reset Voltage | Vlvr2 | Code option        | Typ. -5%  | 2.90 | Typ. +5%  | V    |
|                    |       |                    |           | 2.85 |           |      |
| 2.80               |       |                    |           |      |           |      |
| 2.75               |       |                    |           |      |           |      |
| 2.70               |       |                    |           |      |           |      |
| 2.65               |       |                    |           |      |           |      |
| 2.60               |       |                    |           |      |           |      |
| 2.55               |       |                    |           |      |           |      |
| 2.50               |       |                    |           |      |           |      |
| 2.45               |       |                    |           |      |           |      |
| LVR2 Reset Voltage | Vlvr2 | Code option        | Typ. -0.1 | 2.40 | Typ. +0.1 | V    |
|                    |       |                    |           | 2.35 |           |      |
|                    |       |                    |           | 2.30 |           |      |
|                    |       |                    |           | 2.25 |           |      |
|                    |       |                    |           | 2.20 |           |      |
|                    |       |                    |           | 2.15 |           |      |
|                    |       |                    |           | 2.10 |           |      |
|                    |       |                    |           | 2.05 |           |      |
|                    |       |                    |           | 2.00 |           |      |
|                    |       |                    |           | 1.95 |           |      |
|                    |       |                    |           | 1.90 |           |      |
| 1.85               |       |                    |           |      |           |      |
| 1.80               |       |                    |           |      |           |      |
| 1.75               |       |                    |           |      |           |      |
| 1.70               |       |                    |           |      |           |      |
| 1.65               |       |                    |           |      |           |      |
| 1.60               |       |                    |           |      |           |      |
| 1.55               |       |                    |           |      |           |      |
| 1.50               |       |                    |           |      |           |      |
| 1.45               |       |                    |           |      |           |      |
| 1.40 *1            |       |                    |           |      |           |      |
| 1.35 *1            |       |                    |           |      |           |      |

\*1 : Ta= 0°C to 70°C, GND= 0V



**IAP**

at Ta=25°C, GND=0V

| Name   | Symb.  | Condition                                    | Min. | Typ. | Max. | Unit |
|--|--------|--|------|------|------|------|
| Program Time by Timer2                               | Tpgm   |  | 90   | 100  | 110  | uS   |
| FREQ for IAP Charge Pump                             | CUPIAP |  |      | 500  |      | KHz  |
| BCLK for Program                                     | Fpgm   |  |      |      | 500  |      |
| BAK for Program                                      | Vpgm   |  | 3.0  | 3.3  | 3.6  | V    |
| BAK for Margin Read                                  | Vmrd   | Execute LDL/H(*) in IAP Mode                 | 3.2  | 3.3  | 3.4  |      |
| VPP for Program by VL3                               | VPP    | Spec. offset value see Note1                 | 6.5  | 6.75 | 7    |      |
| VBAT-1/2Bias<br>(VL1 Capacitor >=0.1uF)              | BT0    | Sent external voltage to VL3 pin in IAP Mode |      |      | 16   | bits |
|  | BT2A1  | VBAT = 3.3V & VL3: 0.1uF                     |      |      | 1    |      |
|  | BT2A2  | VBAT = 3.3V & VL3: 1uF                       |      |      | 2    |      |
|  | BT2B1  | VBAT = 3.4V & VL3: 0.1uF                     |      |      | 4    |      |
|  | BT2B2  | VBAT = 3.4V & VL3: 1uF                       |      |      | 8    |      |
|  | BT2C1  | VBAT = 3.5V & VL3: 0.1uF                     |      |      | 8    |      |
|  | BT2C2  | VBAT = 3.5V & VL3: 1uF                       |      |      | 16   |      |
| VDL(option:2.30V)-1/3Bias<br>(VL1 Capacitor >=0.1uF) | BT31   | VL3:0.1uF                                    |      |      | 2    |      |
|  | BT32   | VL3:1uF                                      |      |      | 8    |      |

Note1 : VPP for Program by VL3 Spec need increase 0.01/0.02/0.03/0.05/0.1V to VL3 for care 1/2/4/8/16 bits  
Program current affect VL3 output to VPP voltage.

Note2 : Don't connect VBAT to VL~3 for IAP Application.

Note3 : VL1&3 need connect Capacitors to GND for VBAT-1/2Bias option.

Note4 : VL1~3 need connect Capacitors to GND for VDL-1/3Bias option.

Note5 : Wait VL3 stable before execute each PTR for VBAT-1/2Bias & VDL-1/3Bias option.


Note5 : System auto enable & change to VDL=1.80~2.55V by VDL3~0=0~Fh mode after enter IAP Mode for VDL-1/3Bias option.

Note7 : System auto enter HALT mode after execute PTR & control program time by Timer2 release(Tpgm=N x Ctm2 , N = timer2 set count value) & Timer2 enable count by execute PTR only in IAP Mode, so need execute TM2(X) to set program time before PTR in IAP Mode.

Note8 : If Margin Read check fail show program data can't hold > 10years!

## TYPICAL APPLICATION CIRCUIT

This application circuit is simply an example, and is not guaranteed to work.



Regulator used for BAK & VL mode, 1/3 Bias, 1/6 Duty

**Appendix A TM87PL35(L/H) Instruction Table**

| Instruction |         | Machine Code        | Function                             |   | Flag/Remark |
|-------------|---------|---------------------|--------------------------------------|---|-------------|
| NOP         |         | 0000 0000 0000 0000 | No Operation                         |   |             |
| IDC&        |         | 0000 0001 0100 1010 | HL                                   | ← HL+1  |             |
| LCT         | Lz, Ry  | 0000 001Z ZZZZ YYYY | Lz                                   | ← (7SEG ← Ry)   | Ry=70H~7FH  |
| LCB         | Lz, Ry  | 0000 010Z ZZZZ YYYY | Lz                                   | ← (7SEG ← Ry)   | Blank Zero  |
| LCP         | Lz, Ry  | 0000 011Z ZZZZ YYYY | Lz                                   | ← Ry & AC   |             |
| LCD         | Lz, @HL | 0000 100Z ZZZZ 0000 | Lz                                   | ← T@HL  |             |
| LCD#        | Lz, @HL | 0000 100Z ZZZZ 1000 | Lz<br>HL                             | ← T@HL<br>← HL+1  |             |
| LCT         | Lz, @HL | 0000 100Z ZZZZ 0001 | Lz                                   | ← (7SEG ← @HL)  |             |
| LCT#        | Lz, @HL | 0000 100Z ZZZZ 1001 | Lz<br>HL                             | ← (7SEG ← @HL)<br>← HL+1  |             |
| LCB         | Lz, @HL | 0000 100Z ZZZZ 0010 | Lz                                   | ← (7SEG ← @HL)  | Blank Zero  |
| LCB#        | Lz, @HL | 0000 100Z ZZZZ 1010 | Lz<br>HL                             | ← (7SEG ← @HL)<br>← HL+1  | Blank Zero  |
| LCP         | Lz, @HL | 0000 100Z ZZZZ 0011 | Lz                                   | ← @HL & AC  |             |
| LCP#        | Lz, @HL | 0000 100Z ZZZZ 1011 | Lz<br>HL                             | ← @HL & AC<br>← HL+1  |             |
| LCDX        | D       | 0000 100D 0000 0100 | Multi-Lz<br>D=0<br>D=1               | ← T@HL<br>: Multi-Lz=00H~0FH<br>: Multi-Lz=10H~1FH                |             |
| LCTX        | D       | 0000 100D 0000 0101 | Multi-Lz                             | ← (7SEG ← @HL)  |             |
| LCBX        | D       | 0000 100D 0000 0110 | Multi-Lz                             | ← (7SEG ← @HL)  | Blank Zero  |
| LCPX        | D       | 0000 100D 0000 0111 | Multi-Lz                             | ← @HL & AC  |             |
| OPA         | Rx      | 0000 1010 0XXX XXXX | Port (A)                             | ← Rx  |             |
| OPAS        | Rx, D   | 0000 1011 DXXX XXXX | A1, 2, 3, 4                          | ← Rx0,Rx1,D,Pulse   |             |
| OPB         | Rx      | 0000 1100 0XXX XXXX | Port (B)                             | ← Rx  |             |
| OPC         | Rx      | 0000 1101 0XXX XXXX | Port (C)                             | ← Rx  |             |
| OPD         | Rx      | 0000 1110 0XXX XXXX | Port (D)                             | ← Rx  |             |
| OPE         | Rx      | 0000 1110 1XXX XXXX | Port (E)                             | ← Rx  |             |
| FRQ         | D, Rx   | 0001 00DD 0XXX XXXX | FREQ<br>D=00<br>D=01<br>D=10<br>D=11 | ← Rx & AC<br>: 1/4 Duty<br>: 1/3 Duty<br>: 1/2 Duty<br>: 1/1 Duty |             |
| FRQ         | D, @HL  | 0001 01DD 0000 0000 | FREQ                                 | ← T@HL  |             |
| FRQ#        | D, @HL  | 0001 01DD 0000 1000 | FREQ<br>HL                           | ← T@HL<br>← HL+1  |             |
| FRQX        | D, X    | 0001 10DD XXXX XXXX | FREQ                                 | ← X   |             |
| MVL         | Rx      | 0001 1100 0XXX XXXX | IDBF0~3                              | ← Rx  |             |
| MVH         | Rx      | 0001 1101 0XXX XXXX | IDBF4~7                              | ← Rx  |             |
| MVU         | Rx      | 0001 1110 0XXX XXXX | IDBF8~11                             | ← Rx  |             |
| ADC         | Rx      | 0010 0000 0XXX XXXX | AC                                   | ← Rx + AC + CF  | CF          |
| ADC         | @HL     | 0010 0000 1000 0000 | AC                                   | ← @HL + AC + CF   | CF          |
| ADC#        | @HL     | 0010 0000 1100 0000 | AC                                   | ← @HL + AC + CF   | CF          |

| Instruction |         | Machine Code        | Function      |                                  | Flag/Remark |
|-------------|---------|---------------------|---------------|----------------------------------|-------------|
|             |         |                     | HL            | ← HL+1                           |             |
| ADC         | @HL, DA | 0010 0000 1001 0000 | AC            | ← BCD(@HL + AC + CF)             | CF          |
| ADC#        | @HL, DA | 0010 0000 1101 0000 | AC<br>HL      | ← BCD(@HL + AC + CF)<br>← HL+1   | CF          |
| ADC*        | Rx      | 0010 0001 0XXX XXXX | AC, Rx        | ← Rx + AC + CF                   | CF          |
| ADC*        | @HL     | 0010 0001 1000 0000 | AC, @HL       | ← @HL + AC + CF                  | CF          |
| ADC*#       | @HL     | 0010 0001 1100 0000 | AC, @HL<br>HL | ← @HL + AC + CF<br>← HL+1        | CF          |
| ADC*        | @HL, DA | 0010 0001 1001 0000 | AC, @HL       | ← BCD (@HL + AC + CF)            | CF          |
| ADC*#       | @HL, DA | 0010 0001 1101 0000 | AC, @HL<br>HL | ← BCD (@HL + AC + CF)<br>← HL+1  | CF          |
| SBC         | Rx      | 0010 0010 0XXX XXXX | AC            | ← Rx + ACB + CF                  | CF          |
| SBC         | @HL     | 0010 0010 1000 0000 | AC            | ← @HL + ACB + CF                 | CF          |
| SBC#        | @HL     | 0010 0010 1100 0000 | AC<br>HL      | ← @HL + ACB + CF<br>← HL+1       | CF          |
| SBC         | @HL, DA | 0010 0010 1001 0000 | AC            | ← BCD (@HL + ACB + CF)           | CF          |
| SBC#        | @HL, DA | 0010 0010 1101 0000 | AC<br>HL      | ← BCD (@HL + ACB + CF)<br>← HL+1 | CF          |
| SBC*        | Rx      | 0010 0011 0XXX XXXX | AC, Rx        | ← Rx + ACB + CF                  | CF          |
| SBC*        | @HL     | 0010 0011 1000 0000 | AC, @HL       | ← @HL + ACB + CF                 | CF          |
| SBC*#       | @HL     | 0010 0011 1100 0000 | AC, @HL<br>HL | ← @HL + ACB + CF<br>← HL+1       | CF          |
| SBC*        | @HL, DA | 0010 0011 1001 0000 | AC, @HL       | ← BCD (@HL + ACB + CF)           | CF          |
| SBC*#       | @HL, DA | 0010 0011 1101 0000 | AC, @HL<br>HL | ← BCD (@HL + ACB + CF)<br>← HL+1 | CF          |
| ADD         | Rx      | 0010 0100 0XXX XXXX | AC            | ← Rx + AC                        | CF          |
| ADD         | @HL     | 0010 0100 1000 0000 | AC            | ← @HL + AC                       | CF          |
| ADD#        | @HL     | 0010 0100 1100 0000 | AC<br>HL      | ← @HL + AC<br>← HL+1             | CF          |
| ADD         | @HL, DA | 0010 0100 1001 0000 | AC            | ← BCD (@HL + AC)                 | CF          |
| ADD#        | @HL, DA | 0010 0100 1101 0000 | AC<br>HL      | ← BCD (@HL + AC)<br>← HL+1       | CF          |
| ADD*        | Rx      | 0010 0101 0XXX XXXX | AC, Rx        | ← Rx + AC                        | CF          |
| ADD*        | @HL     | 0010 0101 1000 0000 | AC, @HL       | ← @HL + AC                       | CF          |
| ADD*#       | @HL     | 0010 0101 1100 0000 | AC, @HL<br>HL | ← @HL + AC<br>← HL+1             | CF          |
| ADD*        | @HL, DA | 0010 0101 1001 0000 | AC, @HL       | ← BCD(@HL + AC)                  | CF          |
| ADD*#       | @HL, DA | 0010 0101 1101 0000 | AC, @HL<br>HL | ← BCD(@HL + AC)<br>← HL+1        | CF          |
| SUB         | Rx      | 0010 0110 0XXX XXXX | AC            | ← Rx + ACB + 1                   | CF          |
| SUB         | @HL     | 0010 0110 1000 0000 | AC            | ← @HL + ACB + 1                  | CF          |
| SUB#        | @HL     | 0010 0110 1100 0000 | AC<br>HL      | ← @HL + ACB + 1<br>← HL+1        | CF          |
| SUB         | @HL, DA | 0010 0110 1001 0000 | AC            | ← BCD (@HL + ACB + 1)            | CF          |
| SUB#        | @HL, DA | 0010 0110 1101 0000 | AC<br>HL      | ← BCD (@HL + ACB + 1)<br>← HL+1  | CF          |
| SUB*        | Rx      | 0010 0111 0XXX XXXX | AC, Rx        | ← Rx + ACB + 1                   | CF          |

| Instruction |         | Machine Code        | Function      |                                 | Flag/Remark |
|-------------|---------|---------------------|---------------|---------------------------------|-------------|
| SUB*        | @HL     | 0010 0111 1000 0000 | AC, @HL       | ← @HL + ACB + 1                 | CF          |
| SUB*#       | @HL     | 0010 0111 1100 0000 | AC, @HL<br>HL | ← @HL + ACB + 1<br>← HL+1       | CF          |
| SUB*        | @HL, DA | 0010 0111 1001 0000 | AC, @HL       | ← BCD (@HL + ACB + 1)           | CF          |
| SUB*#       | @HL, DA | 0010 0111 1101 0000 | AC, @HL<br>HL | ← BCD (@HL + ACB + 1)<br>← HL+1 | CF          |
| ADN         | Rx      | 0010 1000 0XXX XXXX | AC            | ← Rx + AC                       |             |
| ADN         | @HL     | 0010 1000 1000 0000 | AC            | ← @HL + AC                      |             |
| ADN#        | @HL     | 0010 1000 1100 0000 | AC<br>HL      | ← @HL + AC<br>← HL+1            |             |
| ADN*        | Rx      | 0010 1001 0XXX XXXX | AC, Rx        | ← Rx + AC                       |             |
| ADN*        | @HL     | 0010 1001 1000 0000 | AC, @HL       | ← @HL + AC                      |             |
| ADN*#       | @HL     | 0010 1001 1100 0000 | AC, @HL<br>HL | ← @HL + AC<br>← HL+1            |             |
| AND         | Rx      | 0010 1010 0XXX XXXX | AC            | ← Rx AND AC                     |             |
| AND         | @HL     | 0010 1010 1000 0000 | AC            | ← @HL AND AC                    |             |
| AND#        | @HL     | 0010 1010 1100 0000 | AC<br>HL      | ← @HL AND AC<br>← HL+1          |             |
| AND*        | Rx      | 0010 1011 0XXX XXXX | AC, Rx        | ← Rx AND AC                     |             |
| AND*        | @HL     | 0010 1011 1000 0000 | AC, @HL       | ← @HL AND AC                    |             |
| AND*#       | @HL     | 0010 1011 1100 0000 | AC, @HL<br>HL | ← @HL AND AC<br>← HL+1          |             |
| EOR         | Rx      | 0010 1100 0XXX XXXX | AC            | ← Rx EOR AC                     |             |
| EOR         | @HL     | 0010 1100 1000 0000 | AC            | ← @HL EOR AC                    |             |
| EOR#        | @HL     | 0010 1100 1100 0000 | AC<br>HL      | ← @HL EOR AC<br>← HL+1          |             |
| EOR*        | Rx      | 0010 1101 0XXX XXXX | AC, Rx        | ← Rx EOR AC                     |             |
| EOR*        | @HL     | 0010 1101 1000 0000 | AC, @HL       | ← @HL EOR AC                    |             |
| EOR*#       | @HL     | 0010 1101 1100 0000 | AC, @HL<br>HL | ← @HL EOR AC<br>← HL+1          |             |
| OR          | Rx      | 0010 1110 0XXX XXXX | AC            | ← Rx OR AC                      |             |
| OR          | @HL     | 0010 1110 1000 0000 | AC            | ← @HL OR AC                     |             |
| OR#         | @HL     | 0010 1110 1100 0000 | AC<br>HL      | ← @HL OR AC<br>← HL+1           |             |
| OR*         | Rx      | 0010 1111 0XXX XXXX | AC, Rx        | ← Rx OR AC                      |             |
| OR*         | @HL     | 0010 1111 1000 0000 | AC, @HL       | ← @HL OR AC                     |             |
| OR*#        | @HL     | 0010 1111 1100 0000 | AC, @HL<br>HL | ← @HL OR AC<br>← HL+1           |             |
| ADCI        | Ry, D   | 0011 0000 DDDD YYYY | AC            | ← Ry + D + CF                   | CF          |
| ADCI*       | Ry, D   | 0011 0001 DDDD YYYY | AC, Ry        | ← Ry + D + CF                   | CF          |
| SBCI        | Ry, D   | 0011 0010 DDDD YYYY | AC            | ← Ry + DB + CF                  | CF          |
| SBCI*       | Ry, D   | 0011 0011 DDDD YYYY | AC, Ry        | ← Ry + DB + CF                  | CF          |
| ADDI        | Ry, D   | 0011 0100 DDDD YYYY | AC            | ← Ry + D                        | CF          |
| ADDI*       | Ry, D   | 0011 0101 DDDD YYYY | AC, Ry        | ← Ry + D                        | CF          |
| SUBI        | Ry, D   | 0011 0110 DDDD YYYY | AC            | ← Ry + DB + 1                   | CF          |
| SUBI*       | Ry, D   | 0011 0111 DDDD YYYY | AC, Ry        | ← Ry + DB + 1                   | CF          |

| Instruction |        | Machine Code        | Function      |                        | Flag/Remark   |
|-------------|--------|---------------------|---------------|------------------------|---|
| ADNI        | Ry, D  | 0011 1000 DDDD YYYY | AC            | ← Ry + D               |   |
| ADNI*       | Ry, D  | 0011 1001 DDDD YYYY | AC, Ry        | ← Ry + D               |   |
| ANDI        | Ry, D  | 0011 1010 DDDD YYYY | AC            | ← Ry AND D             |   |
| ANDI*       | Ry, D  | 0011 1011 DDDD YYYY | AC, Ry        | ← Ry AND D             |   |
| EORI        | Ry, D  | 0011 1100 DDDD YYYY | AC            | ← Ry EOR D             |   |
| EORI*       | Ry, D  | 0011 1101 DDDD YYYY | AC, Ry        | ← Ry EOR D             |   |
| ORI         | Ry, D  | 0011 1110 DDDD YYYY | AC            | ← Ry OR D              |   |
| ORI*        | Ry, D  | 0011 1111 DDDD YYYY | AC, Ry        | ← Ry OR D              |   |
| INC*        | Rx     | 0100 0000 0XXX XXXX | AC, Rx        | ← Rx + 1               | CF  |
| INC*        | @HL    | 0100 0000 1000 0000 | AC, @HL       | ← @HL + 1              | CF  |
| INC*#       | @HL    | 0100 0000 1100 0000 | AC, @HL<br>HL | ← @HL + 1<br>← HL+1    | CF  |
| DEC*        | Rx     | 0100 0001 0XXX XXXX | AC, Rx        | ← Rx - 1               | CF  |
| DEC*        | @HL    | 0100 0001 1000 0000 | AC, @HL       | ← @HL - 1              | CF  |
| DEC*#       | @HL    | 0100 0001 1100 0000 | AC, @HL<br>HL | ← @HL - 1<br>← HL+1    | CF  |
| MWM         | Rm, Ry | 0100 0100 MMMM YYYY | Rm            | ← Ry                   |   |
| MMW         | Ry, Rm | 0100 0101 MMMM YYYY | AC, Ry        | ← Rm                   |   |
| IPA         | Rx     | 0100 0110 0XXX XXXX | AC, (Rx)      | ← Port(A)              |   |
| IPB         | Rx     | 0100 0110 1XXX XXXX | AC, (Rx)      | ← Port(B)              |   |
| IPC         | Rx     | 0100 0111 0XXX XXXX | AC, Rx        | ← Port(C)              |   |
| IPD         | Rx     | 0100 1000 0XXX XXXX | AC, Rx        | ← Port(D)              |   |
| LDS         | @HL, D | 0100 1001 1000 DDDD | AC, @HL       | ← D                    |   |
| LDS#        | @HL, D | 0100 1001 1100 DDDD | AC, @HL<br>HL | ← D<br>← HL+1          |   |
| MAF         | Rx     | 0100 1010 0XXX XXXX | AC, Rx        | ← STS1                 | B3: CF<br>B2: ZERO<br>B1: (No use)<br>B0: (No use)                |
| RTM2L       | Rx     | 0100 1010 1XXX XXXX | AC, (Rx)      | ← TM2 (0~3)            |   |
| MSB         | Rx     | 0100 1011 0XXX XXXX | AC, Rx        | ← STS2                 | B3: SCF3 (DPT)<br>B2: SCF2 (HRx)<br>B1: SCF1 (CPT)<br>B0: BCF     |
| RTM21       | Rx     | 0100 1011 1XXX XXXX | AC, (Rx)      | ← TM2 (4, 5), 1 (0, 1) |   |
| MSC         | Rx     | 0100 1100 0XXX XXXX | AC, Rx        | ← STS3                 | B3: SCF7 (PDV)<br>B2: PH15<br>B1: SCF5 (TM1)<br>B0: SCF4 (INT)    |
| RTM1H       | Rx     | 0100 1100 1XXX XXXX | AC, (Rx)      | ← TM1 (2~5)            |   |
| MCX         | Rx     | 0100 1101 0XXX XXXX | AC, Rx        | ← STS3X                | B3: SCF9(RFC)<br>B2: (No use)<br>B1: SCF6 (TM2)<br>B0: SCF8 (SKI) |
| MSD         | Rx     | 0100 1110 0XXX XXXX | AC, Rx        | ← STS4                 | B3: (No use)<br>B2: RFOVF<br>B1: WDF                              |

| Instruction |         | Machine Code        | Function                                      |  | Flag/Remark   |
|-------------|---------|---------------------|---|--|---|
|             |         |                     |   |  | B0: CSF   |
| MDX         | Rx      | 0100 1111 0XXX XXXX | AC, Rx  | ← STS4X                                      | B3: (No use)<br>B2: INT<br>B1: (No use)<br>B0: (No use) |
| SR0         | Rx      | 0101 0000 0XXX XXXX | ACn, Rxn<br>AC3, Rx3                          | ← Rx (n+1)<br>← 0                            |   |
| SR1         | Rx      | 0101 0000 1XXX XXXX | ACn, (Rx)n<br>AC3, (Rx)3                      | ← (Rx) (n+1)<br>← 1                          |   |
| SL0         | Rx      | 0101 0001 0XXX XXXX | ACn, (Rx)n<br>AC0, (Rx)0                      | ← (Rx) (n-1)<br>← 0                          |   |
| SL1         | Rx      | 0101 0001 1XXX XXXX | ACn, (Rx)n<br>AC0, (Rx)0                      | ← (Rx) (n-1)<br>← 1                          |   |
| RRC         | Rx      | 0101 0010 0XXX XXXX | ACn, (Rx)n<br>AC3, (Rx)3<br>CF                | ← (Rx) (n+1)<br>← CF<br>← (Rx) 0             | CF<br>' ': B6=0<br>'#': B6=1                            |
| RRC<br>RRC# | @HL     | 0101 0010 1B00 0000 | ACn, (@HL) n<br>AC3, (@HL) 3<br>CF<br>'#': HL | ← (@HL) (n+1)<br>← CF<br>← (@HL) 0<br>← HL+1 |   |
| RLC         | Rx      | 0101 0011 0XXX XXXX | ACn, (Rx) n<br>AC0, (Rx) 0<br>CF              | ← (Rx) (n-1)<br>← CF<br>← (Rx) 3             | CF<br>' ': B6=0<br>'#': B6=1                            |
| RLC<br>RLC# | @HL     | 0101 0011 1B00 0000 | ACn, (@HL) n<br>AC0, (@HL) 0<br>CF<br>'#': HL | ← (@HL) (n-1)<br>← CF<br>← (@HL) 3<br>← HL+1 |   |
| DAA         |         | 0101 0100 0000 0000 | AC  | ← BCD (AC)                                   |   |
| DAA*        | Rx      | 0101 0101 0XXX XXXX | AC, Rx  | ← BCD (AC)                                   |   |
| DAA*        | @HL     | 0101 0101 1000 0000 | AC, @HL                                       | ← BCD (AC)                                   |   |
| DAA*#       | @HL     | 0101 0101 1100 0000 | AC, @HL<br>HL                                 | ← BCD (AC)<br>← HL+1                         |   |
| DAS         |         | 0101 0110 0000 0000 | AC  | ← BCD (AC)                                   |   |
| DAS*        | Rx      | 0101 0111 0XXX XXXX | AC, Rx  | ← BCD (AC)                                   |   |
| DAS*        | @HL     | 0101 0111 1000 0000 | AC, @HL                                       | ← BCD (AC)                                   |   |
| DAS*#       | @HL     | 0101 0111 1100 0000 | AC, @HL<br>HL                                 | ← BCD (AC)<br>← HL+1                         |   |
| LDS         | Rx, D   | 0101 1DDD DXXX XXXX | AC, Rx  | ← D  |   |
| LDH         | Rx, @HL | 0110 0000 0XXX XXXX | AC, Rx  | ← H (T@HL)                                   |   |
| LDH*        | Rx, @HL | 0110 0001 0XXX XXXX | AC, Rx<br>HL                                  | ← H (T@HL)<br>← HL + 1                       |   |
| LDL         | Rx, @HL | 0110 0010 0XXX XXXX | AC, Rx  | ← L (T@HL)                                   |   |
| LDL*        | Rx, @HL | 0110 0011 0XXX XXXX | AC, Rx<br>HL                                  | ← L (T@HL)<br>← HL + 1                       |   |
| MRF1        | Rx      | 0110 0100 0XXX XXXX | AC, Rx  | ← RFC3-0                                     |   |
| MRF2        | Rx      | 0110 0101 0XXX XXXX | AC, Rx  | ← RFC7-4                                     |   |
| MRF3        | Rx      | 0110 0110 0XXX XXXX | AC, Rx  | ← RFC11-8                                    |   |
| MRF4        | Rx      | 0110 0111 0XXX XXXX | AC, Rx  | ← RFC15-12                                   |   |

| Instruction |         | Machine Code        | Function   |  | Flag/Remark |
|-------------|---------|---------------------|--|--|-------------|
| STA         | Rx      | 0110 1000 0XXX XXXX | Rx   | ← AC   |             |
| STA         | @HL     | 0110 1000 1000 0000 | @HL  | ← AC   |             |
| STA#        | @HL     | 0110 1000 1100 0000 | @HL<br>HL  | ← AC<br>← HL+1   |             |
| LDA         | Rx      | 0110 1100 0XXX XXXX | AC   | ← Rx   |             |
| LDA         | @HL     | 0110 1100 1000 0000 | AC   | ← @HL  |             |
| LDA#        | @HL     | 0110 1100 1100 0000 | AC<br>HL   | ← @HL<br>← HL+1  |             |
| MRA         | Rx      | 0110 1101 0XXX XXXX | CF   | ← Rx3  |             |
| MRW         | @HL, Rx | 0110 1110 0XXX XXXX | AC, @HL  | ← Rx   |             |
| MRW#        | @HL, Rx | 0110 1110 1XXX XXXX | AC, @HL<br>HL  | ← Rx<br>← HL+1   |             |
| MWR         | Rx, @HL | 0110 1111 0XXX XXXX | AC, Rx   | ← @HL  |             |
| MWR#        | Rx, @HL | 0110 1111 1XXX XXXX | AC, Rx<br>HL   | ← @HL<br>← HL+1  |             |
| MRW         | Ry, Rx  | 0111 0YYY YXXX XXXX | AC, Ry   | ← Rx   |             |
| MWR         | Rx, Ry  | 0111 1YYY YXXX XXXX | AC, Rx   | ← Ry   |             |
| JB0         | X       | 1000 0XXX XXXX XXXX | PC   | ← X<br>(x000h~x7FFh ; x800~xFFFh)  | if AC0=1    |
| JB1         | X       | 1000 1XXX XXXX XXXX |  |  | if AC1=1    |
| JB2         | X       | 1001 0XXX XXXX XXXX |  |  | if AC2=1    |
| JB3         | X       | 1001 1XXX XXXX XXXX |  |  | if AC3=1    |
| JNZ         | X       | 1010 0XXX XXXX XXXX |  |  | if AC≠0     |
| JNC         | X       | 1010 1XXX XXXX XXXX |  |  | if CF=0     |
| JZ          | X       | 1011 0XXX XXXX XXXX |  |  | if AC=0     |
| JC          | X       | 1011 1XXX XXXX XXXX |  |  | if CF=1     |
| CALL        | X       | 1100 XXXX XXXX XXXX | STACK<br>PC  | ← PC+1<br>← X(000h~FFFh)   |             |
| JMP         | X       | 1101 XXXX XXXX XXXX | PC   | ← X(000h~FFFh)   |             |
| TMS         | Rx      | 1110 0000 0XXX XXXX | AC3, 2=11<br>AC3, 2=10<br>AC3, 2=01<br>AC3, 2=00<br>AC1, 0, PB3~0            | : Ctm=FREQ<br>: Ctm=PH15<br>: Ctm=PH3<br>: Ctm=PH9<br>: Set Timer1 Value           |             |
| TMS         | @HL     | 1110 0001 0000 0000 | TD7, 6=11<br>TD7, 6=10<br>TD7, 6=01<br>TD7, 6=00<br>TD5~0                    | : Ctm=FREQ<br>: Ctm=PH15<br>: Ctm=PH3<br>: Ctm=PH9<br>: Set Timer1 Value           |             |
| TMS#        | @HL     | 1110 0001 0000 1000 | TD7, 6=11<br>TD7, 6=10<br>TD7, 6=01<br>TD7, 6=00<br>TD5~0<br>HL              | : Ctm=FREQ<br>: Ctm=PH15<br>: Ctm=PH3<br>: Ctm=PH9<br>: Set Timer1 Value<br>← HL+1 |             |
| TMSX        | X       | 1110 001X XXXX XXXX | X8, 7, 6=111<br>X8, 7, 6=110<br>X8, 7, 6=101<br>X8, 7, 6=100<br>X8, 7, 6=011 | : Ctm=PH13<br>: Ctm=PH11<br>: Ctm=PH7<br>: Ctm=PH5<br>: Ctm=FREQ                   |             |



| Instruction |     | Machine Code        | Function   |  | Flag/Remark   |
|-------------|-----|---------------------|--|--|---|
|             |     |                     | X8, 7, 6=010<br>X8, 7, 6=001<br>X8, 7, 6=000<br>X5~0   | : Ctm=PH15<br>: Ctm=PH3<br>: Ctm=PH9<br>: Set Timer1 Value   |   |
| TM2         | Rx  | 1110 0100 0XXX XXXX | Timer2   | ← Rx & AC  |   |
| TM2         | @HL | 1110 0101 0000 0000 | Timer2   | ← T@HL   |   |
| TM2#        | @HL | 1110 0101 0000 1000 | Timer2<br>HL   | ← T@HL<br>← HL+1   |   |
| TM2X        | X   | 1110 011X XXXX XXXX | X8, 7, 6=111<br>X8, 7, 6=110<br>X8, 7, 6=101<br>X8, 7, 6=100<br>X8, 7, 6=011<br>X8, 7, 6=010<br>X8, 7, 6=001<br>X8, 7, 6=000<br>X5~0 | : Ctm=PH13<br>: Ctm=PH11<br>: Ctm=PH7<br>: Ctm=PH5<br>: Ctm=FREQ<br>: Ctm=PH15<br>: Ctm=PH3<br>: Ctm=PH9<br>: Set Timer2 Value   |   |
| SHE         | X   | 1110 1000 0XXX XXX0 | X6<br>X5<br>X4<br>X3<br>X2<br>X1   | : Enable HEF6<br>: Enable HEF5<br>: Enable HEF4<br>: Enable HEF3<br>: Enable HEF2<br>: Enable HEF1   | RFC<br>KEY_S<br>TMR2<br>PDV<br>INT<br>TMR1                  |
| SIE*        | X   | 1110 1001 0XXX XXXX | X6<br>X5<br>X4<br>X3<br>X2<br>X1<br>X0   | : Enable IEF6<br>: Enable IEF5<br>: Enable IEF4<br>: Enable IEF3<br>: Enable IEF2<br>: Enable IEF1<br>: Enable IEF0  | RFC<br>KEY_S<br>TMR2<br>PDV<br>INT<br>TMR1<br>C, DPT        |
| PLC         | X   | 1110 101X 0XXX XXXX | X8<br>X6-0   | : Reset PH15~11<br>: Reset HRF6-0  |   |
| SRF         | X   | 1110 1100 0XXX XXXX | X6,5,4=000<br>X6,5,4=001<br>X6,5,4=010<br>X6,5,4=011<br>X6,5,4=100<br>X6,5,4=101<br>X6,5,4=111<br><br>X3<br>X2<br>X1<br>X0           | Control Mode<br>: Software (Crfc=CX)<br>: TM2 (Crfc=CX)<br>: CX – One Cycle<br>: CX – High Level<br>: Software (Crfc=FREQ)<br>: TM2 (Crfc=FREQ):<br>: CX – Rising Edge<br><br>: Enable Counter<br>: Enable RH Output<br>: Enable RT Output<br>: Enable RR Output | ENX<br>EHM<br>ETP<br>ERR                                    |
| SRE         | X   | 1110 1101 X0XX X000 | X7<br>X5<br>X4<br>X3   | : Enable SRF7<br>: Enable SRF5<br>: Enable SRF4<br>: Enable SRF3   | SRF7(KEY_S)<br>SRF5 (INT)<br>SRF4 (C Port)<br>SRF3 (D port) |
| FAST        | (X) | 1110 1110 0000 0XXX | B/SCLK<br>X=7<br>X=6<br>X=5<br>X=4   | : High Speed Clock<br>: B/SCLK=FTOSC/128<br>: B/SCLK=FTOSC/64<br>: B/SCLK=FTOSC/32<br>: B/SCLK=FTOSC/16  |   |

| Instruction |     | Machine Code        | Function   |   | Flag/Remark            |
|-------------|-----|---------------------|--|---|------------------------|
|             |     |                     | X=3<br>X=2<br>X=1<br>X=0 or None   | : B/SCLK=FTOSC/8<br>: B/SCLK=FTOSC/4<br>: B/SCLK=FTOSC/2<br>: B/SCLK=FTOSC  |                        |
| SLOW        |     | 1110 1110 1000 0000 | SCLK   | : Low Speed Clock   |                        |
| CPHL        | X   | 1110 1111 XXXX XXXX | (PC+1)   | ← force “NOP”   | if<br>X7~0=IDBF7~0     |
| SPK         | Rx  | 1111 0000 0XXX XXXX | KO1~16   | ← Rx & AC   |                        |
| SPK         | @HL | 1111 0001 0000 0000 | KO1~16   | ← T @HL   |                        |
| SPK#        | @HL | 1111 0001 0000 1000 | KO1~16<br>HL   | ← T @HL<br>← HL+1   |                        |
| SPKX        | X   | 1111 0010 XXXX XXXX | X6=1<br><br>X6=0<br><br>X7, 5, 4=000<br>X7, 5, 4=001<br>X7, 5, 4=010<br>X7, 5, 4=10X<br><br>X7, 5, 4=110<br><br>X7, 5, 4=111 | : KEY_S release by scanning cycle<br><br>: KEY_S release by normal key scanning<br><br>: Set one of KO1~16=1 by X3~0<br>: Set all=1<br>: Set all Hi-z<br>: Set eight of KO1~16=1 by X3<br>X3=0=> KO1~8<br>X3=1=> KO9~16<br><br>: Set four of KO1~16=1 by X3, 2<br>X3, 2=00=> KO1~4<br>X3, 2=01=> KO5~8<br>X3, 2=10=> KO9~12<br>X3, 2=11=> KO13~16<br><br>: Set two of KO1~16=1 by X3, 2, 1<br>X3~1=000=> KO1, 2<br>X3~1=001=> KO3, 4<br>X3~1=010=> KO5, 6<br>X3~1=011=> KO7, 8<br>X3~1=100=> KO9, 10<br>X3~1=101=> KO11, 12<br>X3~1=110=> KO13, 14<br>X3~1=111=> KO15, 16 |                        |
| RTS         |     | 1111 0100 0000 0000 | PC   | ← STACK   | CALL Return            |
| MRI<br>MRI# | X   | 1111 0100 0001 B0XX | X1,0=00<br>X1,0=01<br>X1,0=10<br>X1,0=11<br><br>‘#’: HL  | : (RILH)3~0 ← (@HL)<br>: (RILH)7~4 ← (@HL)<br>: (RILH)11~8 ← (@HL)<br>: (RILH)15~12 ← (@HL)<br><br>: ← HL+1   | ‘ ’: B3=0<br>‘#’: B3=1 |
| SBZ         | X   | 1111 0100 0010 00XX | X1=0<br>X1=1<br><br>X0=0<br>X0=1   | <set BZB Pad><br>: BZB<br>: FREQB only<br><br><set BZ Pad><br>: BZ<br>: FREQ only   | Initial<br><br>Initial |
| SWPWR       | X   | 1111 0100 0010 01XX | X1,0=0X<br>X1,0=10<br><br>X1,0=11  | : Power Mode by Code Option<br>: Switch to 3.0V Power Mode<br>BCF=0 : BAK<VBAT<br>: Switch to 1.5V Power Mode   | Initial                |

| Instruction |   | Machine Code        | Function   |  | Flag/Remark             |
|-------------|---|---------------------|--|--|-------------------------|
| SRP         | X | 1111 0100 0010 1XXX | X1<br>X0   | : Enable Timer2 repeat set if RL2=1<br>: Enable Timer1 repeat set if RL1=1   |                         |
| SIAP        | X | 1111 0100 0011 01XX | X1=0<br>X1=1<br>X0=0<br>X0=1   | : Byte Program Mode<br>: Word Program Mode<br>: Disable IAP Mode<br>: Enable IAP Mode  |                         |
| DISTM       | X | 1111 0100 0011 10XX | X1~0   | : Disable TM2~1 Count  |                         |
| SCC         | X | 1111 0100 1X0X XXXX | X6=1<br>X6=0<br>X4=1<br>X3=1<br>X2, 1, 0=001<br>X2, 1, 0=010<br>X2, 1, 0=100   | : Cfq=XCLK<br>: Cfq=PH0<br>Set P (C) Cch<br>Set P (D) Cch<br>: Cch=PH10<br>: Cch=PH8<br>: Cch=PH6  |                         |
| SCA         | X | 1111 0101 000X X000 | X4<br>X3   | : Enable SEF4<br>: Enable SEF3   | C1-4<br>D1-4            |
| SXCLK       |   | 1111 0101 0110 010X | X0=0   | : set XCLK=BCLK  |                         |
| SPA         | X | 1111 0101 100X XXXX | X4<br>X3~0   | : Set A4-1 Pull-Low<br>: Set A4-1 I/O  |                         |
| SPB         | X | 1111 0101 101X XXXX | X4<br>X3~0   | : Set B4-1 Pull-Low<br>: Set B4-1 I/O  |                         |
| SPC         | X | 1111 0101 110X XXXX | X4<br>X3-0   | : Set C4-1 Pull-Low/Low-Level-Hold<br>: Set C4-1 I/O   |                         |
| SPD         | X | 1111 0101 111X XXXX | X4<br>X3-0   | : Set D4-1 Pull-Low<br>: Set D4-1 I/O  |                         |
| SF          | X | 1111 0110 X0XX XXXX | X7<br>X5<br>X4<br>X3<br>X2<br>X1<br>X0   | : Reload 1 Set<br>: Enable all Timer Counter update & latch<br>: WDT Enable<br>: HALT after EL<br>: EL LIGHT On<br>: BCF Set<br>: CF Set | RL1<br>WDF<br>BCF<br>CF |
| RF          | X | 1111 0111 X0XX 0XXX | X7<br>X5<br>X4<br>X2<br>X1<br>X0   | : Reload 1 Reset<br>: Disable all Timer Counter latch<br>: WDT Reset<br>: EL LIGHT Off<br>: BCF Reset<br>: CF Reset                      | RL1<br>WDF<br>BCF<br>CF |
| ELC         | X | 1111 10XX XXXX XXXX | X8, 7, 6=111<br>X8, 7, 6=110<br>X8, 7, 6=101<br>X8, 7, 6=100<br>X8, 7, 6=011<br>X8, 7, 6=000<br>X9, 5, 4=101<br>X9, 5, 4=100<br>X9, 5, 4=x11<br>X9, 5, 4=x10<br>X9, 5, 4=001 | BCLK/8<br>BCLK/4<br>BCLK/2<br>BCLK<br>FREQB<br>PH0<br>2/3<br>3/4<br>1/1<br>1/2<br>1/3  | ELP - CLK<br>ELP - DUTY |

| Instruction |   | Machine Code        | Function   |  | Flag/Remark                  |
|-------------|---|---------------------|--|--|------------------------------|
|             |   |                     | X9, 5, 4=000<br>X3, 2=11<br>X3, 2=10<br>X3, 2=01<br>X3, 2=00<br>X1, 0=11<br>X1, 0=10<br>X1, 0=01<br>X1, 0=00 | 1/4<br>PH5<br>PH6<br>PH7<br>PH8<br>1/1<br>1/2<br>1/3<br>1/4                                  | ELC - CLK<br><br>ELC - DUTY  |
| ALM         | X | 1111 110X XXXX XXXX | X8, 7, 6=111<br>X8, 7, 6=100<br>X8, 7, 6=011<br>X8, 7, 6=010<br>X8, 7, 6=001<br>X8, 7, 6=000<br>X5~0         | : FREQ<br>: DC1<br>: PH3<br>: PH4<br>: PH5<br>: DC0<br>← PH15~10                             |                              |
| SF2         | X | 1111 1110 0000 XXXX | X3<br>X2<br>X1<br>X0   | : Enable INT powerful Pull-low<br>: Close all Segments<br>: Dis-ENX Set<br>: Reload 2 Set    | INTPL<br>RSOFF<br>DED<br>RL2 |
| RF2         | X | 1111 1110 1000 XXXX | X3<br>X2<br>X1<br>X0   | : Disable INT powerful Pull-low<br>: Release Segments<br>: Dis-ENX Reset<br>: Reload 2 Reset | INTPL<br>RSOFF<br>DED<br>RL2 |
| HALT        |   | 1111 1111 0000 0000 | Halt Operation   |  |                              |
| PTR         |   | 1111 1111 0111 1111 | T(@HL)   | ← RILH   |                              |
| STOP        |   | 1111 1111 1000 0000 | Stop Operation   |  |                              |

## Symbol Description

|          |                                      |          |  |
|----------|--------------------------------------|----------|--|
| AC       | : Accumulator                        | D        | : Immediate Data                               |
| ACB      | : Invert of Accumulator              | DB       | : Invert of Immediate Data                     |
| ACn      | : Accumulator bit n                  | PC       | : Program Counter                              |
| X        | : Address or Set data                | CF       | : Carry Flag                                   |
| Rx       | : Address of Data RAM                | ZERO     | : Zero Flag                                    |
| (Rx) n   | : Bit n of (Rx)                      | WDF      | : Watch-Dog Timer Enable Flag                  |
| Ry       | : Address of working register        | PDV      | : Pre-Divider                                  |
| BCF      | : Back-up Flag                       | BCLK     | : System clock stop only in STOP condition     |
| IEFn     | : Interrupt Enable Flag              | SEFn     | : Switch Enable Flag                           |
| HRFn     | : HALT Release Flag                  | SRFn     | : STOP Release Enable Flag                     |
| HEFn     | : HALT Release Enable Flag           | SCFn     | : Start Condition Flag                         |
| TMR      | : Timer Overflow Release Flag        | Cch      | : Clock Source of Chattering Detector          |
| Ctm      | : Clock Source of Timer              | Cfq      | : Clock Source of Frequency Generator          |
| Lz       | : Address of LCD data                | FREQ     | : Frequency Generator setting Value            |
| RFOVF    | : RFC Overflow Flag                  | ( )      | : Content of Address Register                  |
| @HL      | : Address assigned by Index Register | HL       | : Index Register                               |
| H (T@HL) | : High Nibble of Index ROM data      | L (T@HL) | : Low Nibble of Index ROM Data                 |
| IDBF     | : Content of Index Register          | T@HL     | : Index ROM address assigned by Index Register |
| CSF      | : Clock Source Flag                  | DA       | : BCD for result                               |
| FTOSC    | : Fast Oscillation clock             |          |  |

## MWM/MMW Rm Assignment

| Rm  | R/W       | Instruction | BIT3                | BIT2 | BIT1 | BIT0  |
|-----|-----------|-------------|---------------------|------|------|-------|
| 0~8 | Don't Use |             |                     |      |      |       |
| 9   | R         | MMW Ry, 9   | LVR2F               | LBD4 | -    | LBF   |
|     | W         | MWM 9, Ry   | CLRLVR2/<br>LVR2RLS |      | 0    | ENLBD |
| A   | R         | MMW Ry, A   | VDL3                | VDL2 | VDL1 | VDL0  |
|     | W         | MWM A, Ry   |                     |      |      |       |
| B   | R         | MMW Ry, B   | LBD3                | LBD2 | LBD1 | LBD0  |
|     | W         | MWM B, Ry   |                     |      |      |       |
| C~E | Don't Use |             |                     |      |      |       |
| F   | R         | MMW Ry, F   | VDX3                | VDX2 | VDX1 | VDX0  |
|     | W         | MWM F, Ry   |                     |      |      |       |

**LBF** : Low Battery Detect Flag.

**ENLBD** : 1 for generating pulse to enable Low Battery Detect.

**LVR2F** : Reset by LVR2 Flag & can be clear by CLRLVR2=1 if set LVR2 to LVR by code option.

LBD/SWPWR state if set LVR2 to auto-LBD/SWPWR by code option(SWPWR instruction will be disable if set LVR2 to auto-SWPWR, LVR2F=0/1 for 3/1.5V Power Mode).

**CLRLVR2** : Clear LVR2F if set LVR2 to LVR by code option.

**LVR2RLS** : Enable LVR2F 1<->0 Halt/Interrupt Release by share with INT if set LVR2 to auto-LBD/SWPWR by code option.

**VDL3~0** : Set VDL regulator output voltage.

±50mV for one step voltage.

<VDL for VL2>

Initial value=6h for VDL=2.10V.

VDL=2.55/1.80V for VL3~0=F/0h.

<VDL for VL1>

Initial value=2h for VDL=1.05V.

VDL=1.70/0.95V for VL3~0=F/0h.

**LBD4~0** : Set Low Battery Detect Voltage.

±50mV for one step voltage.

Initial value=15/00 for LBD=2.40/1.35V at 3/1.5V Power Mode.

LBD=2.90/1.35V for LBD4~0=1F/00h.

Share to set LVR2 voltage if set LVR2 to auto-LBD by code option.

**VDX3~0** : Set VDX regulator output voltage.

Initial value=0h for VREG=1.20V.

VDX=1.95/1.20V for VDX3~0=F/0h.