

tenx reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses tenx products for any such unintended or unauthorized application, Buyer shall indemnify and hold tenx and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that tenx was negligent regarding the design or manufacture of the part.



AMENDMENT HISTORY

Version	Date	Description
V1.0	Nov, 2003	New release
V1.1	June, 2007	Modify the ELP setting table.
V1.2	Aug, 2010	 Add 1.5V, 1/4 bias circuit connection. Grammar correction.
V1.3	Mar, 2011	Modify TMR2 to TMR1.
V1.4	Dec, 2011	Add Ordering Information table.
V1.5	Dec, 2016	Modify Segment Driver Output Characteristics Voh1d, Voh1e Value



CONTENTS

AN	MEND	MENT HISTORY	2
1.	eral l	Description5	5
	1.1 R	AL DESCRIPTION5	5
	1.2 F	EATURES5	5
	1.3 B	LOCK DIAGRAM	7
	1.4 P	AD DIAGRAM8	\$
	1.5 P	AD COORDINATE9)
	1.6 P	IN DESCRIPTION)
	1.7 C	HARACTERISTICS11	L
	F / I E I	ABSOLUTE MAXIMUM RATINGS	
	1.8 T	YPICAL APPLICATION CIRCUIT15	5
2.	TM8	726 Internal System Architecture16	Í
2.		726 Internal System Architecture	
2.	2.1 P		Í
2.	2.1 P 2.2 S	ower Supply16)
2.	2.1 P 2.2 S 2.3 P	ower Supply	j ļ
2.	2.1 P2.2 S2.3 P2.4 P	ower Supply	
2.	 2.1 P 2.2 S 2.3 P 2.4 P 2.5 II 	ower Supply	
2.	 2.1 P 2.2 S 2.3 P 2.4 P 2.5 II 2.6 S 	ower Supply	
2.	 2.1 P 2.2 S 2.3 P 2.4 P 2.5 II 2.6 S 2.7 D 	ower Supply	
2.	 2.1 P 2.2 S 2.3 P 2.4 P 2.5 II 2.6 S 2.7 D 2.8 V 	ower Supply	
2.	 2.1 P 2.2 S 2.3 P 2.4 P 2.5 II 2.6 S 2.7 D 2.8 V 	ower Supply	
2.	 2.1 P 2.2 S 2.3 P 2.4 P 2.5 II 2.6 S 2.7 D 2.8 V 2.9 A 	ower Supply	5 + 2 5 7 8))
2.	 2.1 P 2.2 S 2.3 P 2.4 P 2.5 II 2.6 S 2.7 D 2.8 V 2.9 A 2.10 	ower Supply16YSTEM CLOCK24ROGRAM COUNTER (PC)32ROGRAM/TABLE MEMORY33NDEX ADDRESS REGISTER (@HL)35TACK REGISTER (STACK)37ATA MEMORY (RAM)38VORKING REGISTER (WR)39CCUMULATOR (AC)39ALU (Arithmetic and Logic Unit)39	
2.	 2.1 P 2.2 S 2.3 P 2.4 P 2.5 II 2.6 S 2.7 D 2.8 V 2.9 A 2.10 2.11 	ower Supply16YSTEM CLOCK24ROGRAM COUNTER (PC)32ROGRAM/TABLE MEMORY33NDEX ADDRESS REGISTER (@HL)35TACK REGISTER (STACK)37ATA MEMORY (RAM)38VORKING REGISTER (WR)39CCUMULATOR (AC)39ALU (Arithmetic and Logic Unit)39BINARY CONVERT TO DECIMAL (BCD)40	j i i i i i i i i



	2.15	CONTROL REGISTER (CTL)	53
	2.16	HALT FUNCTION	57
	2.17	STOP FUNCTION (STOP)	57
	2.18	BACK UP FUNCTION	59
3.	Contr	ol Function	61
	3.1 IN	NTERRUPT FUNCTION	61
	3.2 R	ESET FUNCTION	.66
	3.3 C	LOCK GENERATOR	71
	3.4 B	UZZER OUTPUT PINS	73
	3.5 IN	NPUT/OUTPUT PORTS	.75
	3.6 E	L PANEL DRIVER	.85
	3.7 E	XTERNAL INT PIN	87
	3.8 R	esistor to Frequency Converter (RFC)	.89
	3.9 K	ey Matrix Scanning	.94
4.	LCD	Driver Output	.99
	41 L	CD LIGHTING SYSTEM IN TM8726	99
	T •1 L		
		C OUTPUT	
	4.2 D		102
5.	4.2 D 4.3 SI	C OUTPUT1	102 103
5.	4.2 D 4.3 S Detai	C OUTPUT1 EGMENT PLA CIRCUIT FOR LCD DISPLAY1	102 103 109
5.	 4.2 D 4.3 SI Detail 5.1 IN 5.2 A 	C OUTPUT	102 103 109 109
5.	4.2 D 4.3 S Detai 5.1 I 5.2 A	C OUTPUT	102 103 109 109
5.	4.2 D 4.3 S Detai 5.1 IP 5.2 A M 5.3 O	C OUTPUT	102 103 109 109 116 118
5.	 4.2 D 4.3 SI Detai 5.1 IN 5.2 A M 5.3 O 5.4 L 	C OUTPUT	102 103 109 109 116 118 128
5.	 4.2 D 4.3 SI Detai 5.1 IN 5.2 A M 5.3 O 5.4 L 5.5 C 	C OUTPUT	102 103 109 109 116 118 128 130
5.	 4.2 D 4.3 SI Detai 5.1 IN 5.2 A M 5.3 O 5.4 L 5.5 C 5.6 IN 	C OUTPUT	102 103 109 109 116 118 128 130 133
5.	 4.2 D 4.3 SI Detail 5.1 IP 5.2 A M 5.3 O 5.4 L 5.5 C 5.6 IP 5.7 D 	C OUTPUT	102 103 109 109 116 118 128 130 133
5.	 4.2 D 4.3 SI Detail 5.1 IP 5.2 A M 5.3 O 5.4 L 5.5 C 5.6 IP 5.7 D 5.8 JP 	C OUTPUT	102 103 109 109 116 118 128 130 133 135
	 4.2 D 4.3 SI Detail 5.1 IP 5.2 A M 5.3 O 5.4 L 5.5 C 5.6 IP 5.7 D 5.8 JP 5.9 M 	C OUTPUT	102 103 109 109 116 118 128 130 133 135 136
OI	4.2 D 4.3 SI Detaii 5.1 IP 5.2 A M 5.3 O 5.4 L 5.5 C 5.6 IP 5.7 D 5.8 JU 5.9 M RDERI	C OUTPUT	102 103 109 109 116 118 128 130 133 133 135 136



1. eral Description

1.1 RAL DESCRIPTION

The TM8726 is an embedded high-performance 4-bit microcontroller with LCD driver. It contains all the following functions on a single chip: 4-bit parallel processing ALU, ROM, RAM, I/O ports, timer, clock generator, dual clock operation, Resistance to Frequency Converter (RFC), EL panel driver, LCD driver, look-up table, watchdog timer and key matrix scanning circuitry.

1.2 FEATURES

- 1. power dissipation.
- 2. Powerful instruction set (178 instructions).
- Binary addition, subtraction, BCD adjusts, logical operation in direct and index addressing mode.
- Single-bit manipulation (set, reset, decision for branch).
- Various conditional branches.
- 16 working registers and manipulators.
- Table look-up.
- LCD driver with data transfer.
- **3.** Memory capacity.
- ROM capacity 4096 x 16 bits.
- RAM capacity 512×4 bits.
- **4.** LCD driver output.
- 9 common outputs and 41 segment outputs (drive up to 369 LCD segments).
- 1/2 Duty, 1/3 Duty, 1/4 Duty, 1/5 Duty, 1/6 Duty, 1/7 Duty, 1/8 Duty or 1/9 Duty selectable in MASK option.
- 1/2 Bias, 1/3 Bias or 1/4 Bias selectable in MASK option.
- Single instruction to turn off all segments.
- COM5~9, SEG1~41 can be defined as CMOS or P_open drain output type output in mask option.
- 5. Input/output ports.
- Port IOA 4 pins (with internal pull-low), muxed with SEG24~SEG27.
- Port IOB 4 pins (with internal pull-low), muxed with SEG28~SEG31.
- Port IOC 4 pins (with internal pull-low, low-level-hold), muxed with SEG32 ~ SEG35. The IOC port with built-in input signal chattering prevention circuitry.
- Port IOD 4 pins (with internal pull-low), muxed with SEG36 ~ SEG39. The IOD port has built-in input signal chattering prevention circuitry.



- 6. 8-level nested subroutines.
- **7.** Interrupt function.
- External factors 4 (INT pin, Port IOC, IOD & KI input).
- Internal factors 4 (Pre-Divider, Timer1, Timer2 & RFC).
- **8.** Built-in EL-light driver.


ELC, ELP (Muxed with SEG28, SEG29).

- 9. Built-in Alarm, clock or single tone melody generator.
- BZB, BZ (Muxed with SEG30, SEG31).


10. Built-in resistance to frequency converter.

- CX, RR, RT, RH (Muxed with SEG24 ~ SEG27).
- **11.** Built-in key matrix scanning function.
- K1~K16 (Shared with SEG1~SEG16).
- KI1~KI4 (Muxed with SEG32 ~ SEG35).
- **12.** Two 6-bit programmable timers with programmable clock source.
- **13.** Watchdog timer.
- 14. Built-in voltage doubler, halver, tripler, quartic charge pump circuit.
- 15. Dual clock operation
- Slow clock oscillation can be defined as X'tal or external RC type oscillator in mask option.
- Fast clock oscillation can be defined as 3.58 MHz ceramic resonator, internal R in external R type oscillator by mask option.
- **16.** HALT function.

17. STOP function.




1.3 BLOCK DIAGRAM





1.4 PAD DIAGRAM



The chip substrate should be connected to the GND.




1.5 PAD COORDINATE

No	Name	X	Y	No	Name	X	Y
1	BAK	72.50	1229.50	34	SEG12(K12)	1677.50	1244.50
2	XIN	72.50	1114.50	35	SEG13(K13)	1677.50	1359.50
3	XOUT	72.50	999.50	36	SEG14(K14)	1677.50	1474.50
4	CFIN	72.50	884.50	37	SEG15(K15)	1677.50	1589.50
5	CFOUT	72.50	769.50	38	SEG16(K16)	1677.50	1704.50
6	GND	72.50	654.50	39	SEG17	1677.50	1819.50
7	VDD1	72.50	539.50	40	SEG18	1677.50	1934.50
8	VDD2	72.50	424.50	41	SEG19	1677.50	2049.50
9	VDD3	72.50	309.50	42	SEG20	1677.50	2175.00
10	VDD4	72.50	194.50	43	SEG21	1677.50	2300.00
11	CUP0	89.50	72.50	44	SEG22	1677.50	2477.00
12	CUP1	204.50	72.50	45	SEG23	1558.50	2507.50
13	CUP2	319.50	72.50	46	SEG24/IOA1/CX	1430.45	2507.50
14	COM1	434.50	72.50	47	SEG25/IOA2/RR	1305.00	2507.50
15	COM2	549.50	72.50	48	SEG26/IOA3/RT	1164.50	2507.50
16	COM3	669.50	72.50	49	SEG27/IOA4/RH	1024.00	2507.50
17	COM4	789.50	72.50	50	SEG28/IOB1/ELC	881.50	2507.50
18	COM5	909.50	72.50	51	SEG29/IOB2/ELP	766.50	2507.50
19	COM6	1029.50	72.50	52	SEG30/IOB3/BZB	651.50	2507.50
20	COM7	1149.50	72.50	53	SEG31/IOB4/BZ	536.50	2507.50
21	COM8	1269.50	72.50	54	SEG32/IOC1/KI1	421.50	2507.50
22	COM9	1389.50	72.50	55	SEG33/IOC2/KI2	306.50	2507.50
23	SEG1(K1)	1509.50	72.50	56	SEG34/IOC3/KI3	191.50	2507.50
24	SEG2(K2)	1629.50	72.50	57	SEG35/IOC4/KI4	72.50	2477.00
25	SEG3(K3)	1677.50	197.50	58	SEG36/IOD1	72.50	2300.00
26	SEG4(K4)	1677.50	322.50	59	SEG37/IOD2	72.50	2175.00
27	SEG5(K5)	1677.50	439.50	60	SEG38/IOD3	72.50	2049.50
28	SEG6(K6)	1677.50	554.50	61	SEG39/IOD4	72.50	1934.50
29	SEG7(K7)	1677.50	669.50	62	SEG40	72.50	1819.50
30	SEG8(K8)	1677.50	784.50	63	SEG41	72.50	1704.50
31	SEG9(K9)	1677.50	899.50	64	RESET	72.50	1589.50
32	SEG10(K10)	1677.50	1014.50	65	INT	72.50	1474.50
33	SEG11(K11)	1677.50	1129.50	66	TEST	72.50	1359.50



1.6 PIN DESCRIPTION

Name	I/O	Description
BAK	Р	Positive Back-up voltage.In Li power mode, connect a 0.1u capacitor to GND.
VDD1,2,3, 4	Р	LCD supply voltage, and positive supply voltage.In Ag mode, it will connect a positive power to VDD1.In Li or ExtV power mode, it will connect a positive power to VDD2.
RESET	Ι	Input pin for external reset request signal. Built-in internal pull-down resistor.
INT	Ι	Input pin for external INT request signal.It can be triggered by Falling edge or rising edge and is defined in mask option.Internal pull-down or pull-up resistor is defined in mask option.
TEST		Test signal input pin.
CUP0,1,2	0	 Switching pins for supplying LCD driving voltage to the VDD1, 2, 3, 4 pins. Connect the CUP0, CUP1 and CUP2 pins with non-polarized electrolytic capacitors when the chip operates in 1/2, 1/3 or 1/4 bias mode. In no BIAS mode application, please leave these pins open.
XIN XOUT	I O	 Input/output pins for slow clock oscillator. The use of either the 32 KHz Crystal oscillator or the external RC oscillator is defined in mask option.
CFIN CFOUT	I O	 System clock oscillation for the FAST clock alone or during DUAL clock operation. The use of either the 3.58 MHz ceramic/resonator oscillator or the external R type oscillator is defined by mask option
COM1~9	0	Output pins for driving the common pins of the LCD panel. COM5~9 can be defined as either COMS or Open Drain output type (mask option).
SEG1-41	0	Output pins for driving the LCD panel segment.
IOA1-4	I/O	Input/Output port A (muxed with SEG24~27 by mask option).
IOB1-4	I/O	Input/Output port B (muxed with SEG28~31 by mask option).
IOC1-4	I/O	Input/Output port C (muxed with SEG32~35 by mask option).
IOD1~4	I/O	Input/Output port D (muxed with SEG36~39 by mask option).
CX RR/RT/RH	I O	RFC application with 1 input pin and 3 output pins (muxed with SEG24~27 in mask option).
ELC/ELP	0	Output port for the El panel driver (muxed with SEG28~29 in mask option).
BZB/BZ	0	Output port for alarm, clock or thr single melody tone generator (muxed with SEG30~31 by mask option).
K1~K16	0	Output port for the key matrix scanning (shared with SEG1~SEG16).
KI1~4	Ι	Input port for the key matrix scanning (muxed with SEG32~SEG35 in mask option).
GND	Р	Negative supply voltage.



1.7 CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

GND=0V

Name	Symbol	Range	Unit
	VDD1	-0.3 to 5.5	
Maximum Supply Voltage	VDD2	-0.3 to 5.5	
Maximum Supply Voltage	VDD3	-0.3 to 8.5	
	VDD4	-0.3 to 8.5	v
Maximum Input Voltage	Vin	-0.3 to VDD1/2+0.3	v
	Vout1	-0.3 to VDD1/2+0.3	
Maximum output Voltage	Vout2	-0.3 to VDD3+0.3	
	Vout3	-0.3 to VDD4+0.3	
Maximum Operating Temperature	Topg	-20 to +70	°C
Maximum Storage Temperature	Tstg	-25 to +125	Ľ

POWER CONSUMPTION

At Ta= -20°C to 70°C, GND=0V

Name	Sym.	Condition	Min.	Тур.	Max.	Unit
HALT mode	IHALT1	Only 32.768 KHz Crystal oscillator is operating, without loading. Ag mode, VDD1=1.5V, BCF = 0		2		
		Only 32.768 KHz Crystal oscillator is operating, without loading. Li mode, VDD2=3.0V, BCF = 0		2		uA
STOP mode	ISTOP				1	

Note: When using RC oscillator, the current consumption will depend on the oscillation frequency.

11



ALLOWABLE OPERATING CONDITIONS

At Ta= -20°C to 70°C, GND=0V

Name	Symb.	Condition	Min.	Max.	Unit	
	VDD1		1.2	5.25		
Supply Voltage	VDD2		2.4	5.25		
Supply Voltage	VDD3		2.4	8.0		
	VDD4		2.4	8.0		
Oscillator Start-Up Voltage	VDDB	Crystal Mode	1.3			
Oscillator Sustain Voltage	VDDB	Crystal Mode	1.2			
Supply Voltage	VDD1	Ag Mode	1.2	1.65		
Supply Voltage	VDD2	EXT-V, Li Mode	2.4	5.25		
Input "H" Voltage	Vih1	A a Dattara Mada	VDD1-0.7	VDD1+0.7	v	
Input "L" Voltage	Vil1	Ag Battery Mode	-0.7	0.7		
Input "H" Voltage	Vih2	Li Dattara Mada	VDD2-0.7	VDD2+0.7		
Input "L" Voltage	Vil2	Li Battery Mode	-0.7	0.7		
Input "H" Voltage	Vih3	OSCIN in Ag Battery	0.8xVDD1	VDD1		
Input "L" Voltage	Vil3	Mode	0	0.2xVDD1		
Input "H" Voltage	Vih4	OSCIN in Li Battery	0.8xVDD2	VDD2		
Input "L" Voltage	Vil4	Mode	0	0.2xVDD2		
Input "H" Voltage	Vih5	CFIN in Li Battery or	0.8xVDD2	VDD2		
Input "L" Voltage	Vil5	EXT-V Mode	0	0.2xVDD2		
Input "H" Voltage	Vih6	DC Mode	0.8xVDDO	VDDO		
Input "L" Voltage	Vil6	RC Mode	0	0.2xVDDO		
	Fopg1	Crystal Mode	32			
Operating Freq	Fopg2	RC Mode	10	1000	KHz	
	Fopg3	CF Mode	1000	3580		

INTERNAL RC FREQUENCY RANGE

Option Mode	BAK	BAK Min.		Max.
250 KHz	1.5V	200 KHz	300 KHz	400 KHz
230 KHZ	3.0V	200 KHz	250 KHz	300 KHz
500 KHz	1.5V	450 KHz	600 KHz	750 KHz
JUU KHZ	3.0V	400 KHz	500 KHz	600 KHz



ELECTRICAL CHARACTERISTICS

at#1: VDD1=1.2V (Ag);

at#2: VDD2=2.4V (Li):

at#3: VDD2=4V (Ext-V);

Input Resistance

Name	Symb.	Condition	Min.	Тур.	Max.	Unit
	Rllh1	Vi=0.2VDD1,#1	10	40	100	
"L" Level Hold Tr(IOC)	Rllh2	Vi=0.2VDD2,#2	10	40	100	
	Rllh3	Vi=0.2VDD2,#3	5	20	50	
	Rmad1	Vi=VDD1,#1	200	500	1000	
IOC Pull-Down Tr	Rmad2	Vi=VDD2,#2	200	500	1000	
	Rmad3	Vi=VDD2,#3	100	250	500	
	Rintu1	Vi=VDD1,#1	200	500	1000	
INT Pull-up Tr	Rintu2	Vi=VDD2,#2	200	500	1000	KΩ
	Rintu3	Vi=VDD2,#3	100	250	500	
	Rintd1	Vi=GND,#1	200	500	1000	
INT Pull-Down Tr	Rintd2	Vi=GND,#2	200	500	1000	
	Rintd3	Vi=GND,#3	100	250	500	
	Rres1	Vi=GND or VDD1,#1	10	40	100	
RES Pull-Down R	Rres2	Vi=GND or VDD2,#2	10	40	100	
	Rres3	Vi=GND or VDD2,#3	10	40	100	

DC Output Characteristics

Name	Symb.	Condition	Port	Min.	Тур.	Max.	Unit
	Voh1c	Ioh=-200 uA,#1		0.8	0.9	1.0	
Output "H" Voltage	Voh2c	Ioh=-1 mA,#2		1.5	1.8	2.1	
	Voh3c	Ioh=-3 mA,#3	COM5~9	2.5	3.0	3.5	V
	Vol1c	Iol=400 uA,#1	SEG1~41	0.2	0.3	0.4	v
Output "L" Voltage	Vol2c	Iol=2 mA,#2		0.3	0.6	0.9	
	Vol3c	Iol=6 mA,#3		0.5	1.0	1.5	




Segment Driver Output Characteristics


Name	Symb.	Condition	For	Min.	Тур.	Max.	Unit.
		1/2 Bias Display Mode	e				
Output "II" Valtage	Voh12f	Ioh=-1 uA,#1,#2		2.2			
Output "H" Voltage	Voh3f	Ioh=-1 uA,#3	SEG-n	3.8			
Output "I" Valtaga	Vol12f	Iol=1 uA,#1,#2	SEG-II			0.2	
Output "L" Voltage	Vol3f	Iol=1 uA,#3				0.2	v
Outrut "II" Valta aa	Voh12g	Ioh=-10 uA,#1,#2		2.2			v
Output "H" Voltage	Voh3g	Ioh=-10 uA,#3	COM-n	3.8			
Output "M" Valtaga	Vom12g	Iol/h=+/-10 uA,#1,#2	COM-II	1.0		1.4	
Output "M" Voltage	Vom3g	Iol/h=+/-10 uA,#3		1.8		2.2	
		1/3 Bias display Mode	e				
Output "H" Voltage	Voh12h	Ioh=-1 uA,#1,#2		3.4			
Output II voltage	Voh3h	Ioh=-1 uA,#3		5.8			
Output "M1" Voltage	Vom1h	Iol/h=+/-10 uA,#1,#2		1.0		1.4	V
Output WI voltage	Vom13h	Iol/h=+/-10 uA,#3	SEG-n	1.8		2.2	
Output "M?" Valtaga	Vom22h	Iol/h=+/-10 uA,#1,#2	SEG-II	2.2		2.6	
Output "M2" Voltage	Vom23h	Iol/h=+/-10 uA,#3		3.8		4.2	
Output "L" Voltage	Vol12h	Iol=1 uA,#1,#2				0.2	
Output L Voltage	Vol3h	Iol=1 uA,#3				0.2	
Output "H" Voltage	Voh12i	Ioh=-10 uA,#1,#2		3.4			v
Output II voltage	Voh3i	Ioh=-10 uA,#3		5.8			
Output "M1" Voltage	Vom12i	Iol/h=+/-10 uA,#1,#2		1.0		1.4	
Output WI voltage	Vom13i	Iol/h=+/-10 uA,#3	COM-n	1.8		2.2	1
Output "Ma" Valtage	Vom22i	Iol/h=+/-10 uA,#1,#2	COM-II	2.2		2.6	
Output "M2" Voltage	Vom23i	Iol/h=+/-10 uA,#3		3.8		4.2	
Output "I" Valtage	Vol12i	Iol=10 uA,#1,#2				0.2	
Output "L" Voltage	Vol3i	Iol=10 uA,#3				0.2	
		1/4 Bias display Mode	e				
Output "H" Voltage	Voh12j	Ioh=-1 uA,#1,#2		4.6			
Output "M2" Voltage	Vom22j	Iol/h=+/-10 uA,#1,#2	SEG-n	2.2		2.6	V
Output "L" Voltage	Vol12j	Iol=1 uA,#1,#2				0.2	
Output "H" Voltage	Voh12k	Ioh=-10 uA,#1,#2		4.6			
Output "M1" Voltage	Vom12k	Iol/h=+/-10 uA,#1,#2	COM-n	1.0		1.4	
Output "M3" Voltage	Vom22k	Iol/h=+/-10 uA,#1,#2	COM-n	3.4		3.8	
Output "L" Voltage	Vol12k	Iol=10 uA,#1,#2				0.2	



1.8 TYPICAL APPLICATION CIRCUIT

This application circuit is only an example, and can not be guaranteed to work.







2. TM8726 Internal System Architecture

2.1 Power Supply


TM8726 can operate using 3 types of supply voltage: Ag, Li, and EXT-V, which can be selected in mask option. The power supply circuitry selected will also provide the necessary voltage level to drive the LCD panel with different biases. The connection diagrams for 1/2 bias, 1/3 bias, 1/4 bias, and no bias applications are as shown below.

2.1.1 Ag BATTERY POWER SUPPLY

Operating voltage range: 1.2V ~ 1.8V.

The connection diagrams for different LCD bias applications are as shown below:

2.1.1.1 NO LCD BIAS NEEDED USING A Ag BATTERY POWER SUPPLY



MASK OPTION TABLE:


Mask Option name	Selected item
POWER SOURCE	(3) 1.5V BATTERY
BIAS	(1) NO BIAS

Note 1: The input/output ports operate between GND and VDD1.

Note 2: The backup flag (BCF) is set to 1 in the initial reset cycle. When the backup flag is set to 1, the driving capability of the oscillator circuit increases, it improves the oscillation conditions but the operating current also increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 after the initial cycle. For the backup flag, please refer to 3-5.



2.1.1.2 1/2 BIAS & STATIC USING A Ag BATTERY POWER SUPPLY




MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(3) 1.5V BATTERY
BIAS	(2) 1/2 BIAS

Note 1: The input/output ports operate between GND and VDD1.

Note 2: The backup flag (BCF) is set to 1 in the initial reset cycle. When the backup flag is set to 1, the driving power of the oscillator circuit increases, it improves the oscillation conditions but the operating current also increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 after the initial cycle. For the backup flag, please refer to 3-5.

2.1.1.3 1/3 BIAS USING A Ag BATTERY POWER SUPPLY



MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(3) 1.5V BATTERY
BIAS	(3) 1/3 BIAS




Note 1: The input/output ports operate between GND and VDD1.

Note 2: The backup flag (BCF) is set to 1 in the initial reset cycle. When the backup flag is set to 1, the driving power of the oscillator circuit increases, it improves the oscillation conditions but the operating current also increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 after the initial cycle. For the backup flag, please refer to 3-5.

2.1.1.4 1/4 BIAS AT Ag BATTERY POWER SUPPLY

It is recommanded that the option "LCD reset OFF" is not used in this power mode, as the LCD segments cannot be turned off completely in the RESET cycle.



MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(3) 1.5V BATTERY
BIAS	(4) 1/4 BIAS

Note 1: The input/output ports operate between GND and VDD1.

Note 2: The backup flag (BCF) is set to 1 in the initial reset cycle. When the backup flag is set to 1, the driving power of the oscillator circuit increases, it improves the oscillation conditions but the operating current also increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 after the initial cycle. For the backup flag, please refer to 3-5.


2.1.2 Li BATTERY POWER SUPPLY

Operating voltage range: 2.4V ~ 3.6V.

The connection diagrams for different LCD bias applications are as shown below:



2.1.2.1 NO BIAS USING A LI BATTERY POWER SUPPLY



MASK OPTION TABLE:


Mask Option name	Selected item
POWER SOURCE	(2) 3V BATTERY OR
	HIGHER
BIAS	(1) NO BIAS

Note 1: The input/output ports operate between GND and VDD2.

2.1.2.2 1/2 BIAS USING A Li BATTERY POWER SUPPLY

The backup flag (BCF) must be reset after the operation of the halver circuit is fully stabilized and a voltage of approximately 1/2 * VDD2 appears on the VDD1 pin.

Backup flag(BCF)	SW1	SW2
BCF=0	ON	OFF
BCF=1	OFF	ON



MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(2) 3V BATTERY OR HIGHER
BIAS	(2) 1/2 BIAS




- Note 1: The input/output ports operate between GND and VDD2.
- **Note 2:** The backup flag (BCF) is set to 1 in the initial cycle. When the backup flag is set to 1, the internal logic signal operated on VDD2 and the driving power of the oscillator circuit increases and the operating current also increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 after te initial cycle. For the backup flag, please refer to 3-5.
- <u>Note 3</u>: The VDD1 level ($\approx 1/2 * VDD2$) in the off-state of SW1 is used as an intermediate voltage level for the LCD driver.

2.1.2.3 1/3 BIAS AT LI BATTERY POWER SUPPLY

The backup flag (BCF) must be reset after the operation of the halver circuit is fully stabilized and a voltage of approximately 1/2 * VDD2 appears on the VDD1 pin.

Backup flag(BCF)	SW1	SW2
BCF=0	ON	OFF
BCF=1	OFF	ON



MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(2) 3V BATTERY OR HIGHER
BIAS	(3) 1/3 BIAS

<u>Note 1</u>: The input/output ports operate between GND and VDD2.

Note 2: The backup flag (BCF) is set to 1 in the initial cycle. When the backup flag is set to 1, the internal logic signal operated on VDD2 and the driving power of the oscillator circuit increases and the operating current also increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 after te initial cycle. For the backup flag, please refer to 3-5.


<u>Note 3</u>: The VDD1 level ($\approx 1/2 * VDD$) in the off-state of SW1 is used as an intermediate voltage level for LCD driver.



2.1.2.4 1/4 BIAS AT Li BATTERY POWER SUPPLY

The backup flag (BCF) must be reset after the operation of the halver circuit is fully stabilized and a voltage of approximately 1/2 * VDD2 appears on the VDD1 pin.

Backup flag(BCF)	SW1	SW2
BCF=0	ON	OFF
BCF=1	OFF	ON



It is recommanded that the option "LCD reset OFF" is not used in this power mode, as the LCD segments cannot be turned off completely in the RESET cycle.

MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(2) 3V BATTERY OR HIGHER
BIAS	(4) 1/4 BIAS

Note 1: The input/output ports operate between GND and VDD2.

- **Note 2:** The backup flag (BCF) is set to 1 in the initial cycle. When the backup flag is set to 1, the internal logic signal operated on VDD2 and the driving power of the oscillator circuit increases and the operating current also increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 after te initial cycle. For the backup flag, please refer to 3-5.
- <u>Note 3:</u> The VDD1 level ($\approx 1/2 * VDD$) in the off-state of SW1 is used as an intermediate voltage level for LCD driver.




2.1.3 EXT-V POWER SUPPLY

Operating voltage range: 3.6V ~ 5.4V.

The connection diagrams for different LCD bias applications are as shown below:

2.1.3.1 NO BIAS USING AN EXT-V BATTERY POWER SUPPLY




MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(1) EXT-V
BIAS	(1) NO BIAS

Note 1: The input/output ports operate between GND and VDD2.

Note 2: The backup flag (BCF) is reset to 0 in the initial reset cycle. **Note 3:** When the backup flag set to 1, the operating current increases.

2.1.3.2 1/2 BIAS USING AN EXT-V POWER SUPPLY





MASK OPTION TABLE:


Mask Option name	Selected item
POWER SOURCE	(1) EXT-V
BIAS	(2) 1/2 BIAS

Note 1: The input/output ports operate between GND and VDD2.

Note 2: The backup flag (BCF) is reset to 0 in the initial cycle.

Note 3: When the backup flag set to 1, the operating current increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 in the normal mode.

2.1.3.3 1/3 BIAS USING AN EXT-V POWER SUPPLY



MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(1) EXT-V
BIAS	(3) 1/3 BIAS


Note 1: The input/output ports operate between GND and VDD2.

Note 2: The backup flag (BCF) is reset to 0 in the initial reset cycle.

Note 3: When the backup flag is set to 1, the operating current increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 in the normal mode.



2.1.3.4 1/4 BIAS USING AN EXT-V POWER SUPPLY



MASK OPTION TABLE:

Mask Option name	Selected item
POWER SOURCE	(1) EXT-V
BIAS	(4) 1/4 BIAS


Note 1: The input/output ports operate between GND and VDD2.

Note 2: The backup flag (BCF) is reset to 0 in the initial reset cycle.

Note 3: When the backup flag is set to 1, the operating current increases. Therefore, unless it is required, otherwise, the backup flag must be reset to 0 in the normal mode.

2.2 SYSTEM CLOCK

The system clock oscillation circuitry contains a XT clock (slow clock) oscillator and a CF clock (fast clock) oscillator. The block diagram is shown as follows:





The system clock generator provides the necessary clock signals for the execution of instructions. The pre-divider generates various clock signals of different frequencies for the LCD driver, frequency generator, etc...

The following table shows the clock sources of system clock generator and the pre-divider under different conditions.

	PH0 (pre-divider)	BCLK (system clock)
Slow clock only option	XT clock	XT clock
fast clock only option	CF clock	CF clock
Initial state (dual clock option)	XT clock	XT clock
Halt mode (dual clock option)	XT clock	XT clock
Slow mode (dual clock option)	XT clock	XT clock
Fast mode (dual clock option)	XT clock	CF clock

2.2.1 CONNECTION DIAGRAM OF SLOW CLOCK OSCILLATOR (XT CLOCK)


This oscillator provides the lower-speed clock signals to the system clock generator, the pre-divider, the timer, the chattering prevention of the IO port and the LCD circuitry. This oscillator is disabled when the "fast clock only" option is selected in mask option; otherwise it is active all the time after the initial reset cycle. In stop mode, the oscillator will be stopped.

There are two types of oscillators that can be used as the slow clock oscillator, which can be selected in mask option:

2.2.1.1 External 32.768 KHz Crystal oscillator

MASK OPTION TABLE:

Mask Option name	Selected item
SLOW CLOCK TYPE FOR SLOW ONLY OR DUAL	(1) X'tal



(1) X'tal



When the backup flag (BCF) is set to 1, the oscillator operates with a higher driving ability in order to reduce the start-up time of the oscillator. However, it increases the power consumption. Therefore, the backup flag should be reset unless otherwise required.


The following table shows the power consumption of Crystal oscillator under different conditions:

	Ag power option	Li power option	EXT-V option
BCF=1	Increase	Increase	Increase
BCF=0	Normal	Normal	Increase
Initial reset	Increase	Increase	Increase
After reset	Normal	Normal	Increase

2.2.1.2 External RC oscillator

MASK OPTION TABLE:

Mask Option name	Selected item
SLOW CLOCK TYPE FOR SLOW ONLY OR DUAL	(2) RC



2.2.2 CONNECTION DIAGRAM OF THE FAST CLOCK OSCILLATOR (CF CLOCK)

The CF clock consists of 3 types of oscillators (selectable in mask option) which provide a faster clock source to the system. In single clock operation (fast only), this oscillator provides the clock signals to the system clock generator, pre-divider, timer, I/O port chattering prevention clock and the LCD circuitry. In dual clock operation, CF clock provides the clock signals to the system clock generator only.

When the dual clock option is selected in mask option, this oscillator is inactive most of the time except when the FAST instruction is executed. After the FAST instruction is executed, the clock source (BCLK) of the system clock generator will be switched to CF clock, but the clock source for other functions will still come in from the XT clock. The Halt mode, the stop mode and the execution of the SLOW instruction will stop this oscillator and the system clock (BCLK) will be switched to the XT clock.


There are 3 types of oscillators that can be used as the fast clock oscillator, which can be selected in mask option:



2.2.2.1 External 3.58 MHz Ceramic Resonator oscillator

MASK OPTION TABLE:

Mask Option name	Selected item	
FAST CLOCK TYPE FOR FAST ONLY OR DUAL	(4) 3.58 MHz Ceramic Resonator	




- <u>Notes:</u> 1. Do not use 3.58 MHz Ceramic Resonator as the oscillator when the Ag battery option is selected.
 2. If it is required to reset the BCF to 0 in Li battery power mode, do not use a 3.58 MHz Ceramic Resonator
 - as the oscillator.

2.2.2.2 RC oscillator with External Resistor, connection diagram is shown below:

MASK OPTION TABLE :

Mask Option name	Selected item	
FAST CLOCK TYPE FOR FAST ONLY OR DUAL	(3) EXTERNAL RESISTOR	



2.2.2.3 Internal RC Oscillator

MASK OPTION TABLE:


For 250 KHz output frequency:

Mask Option name	Selected item	
FAST CLOCK TYPE FOR FAST ONLY OR DUAL	(1) INTERNAL RESISTOR FOR 250 KHz	



For 250 KHz output frequency:

Selected item
(2) INTERNAL RESISTOR FOR 500 KHz



Internal RC

FREQUENCY RANGE OF INTERNAL RC OSCILLATOR

Option Mode	BAK	Min.	Тур.	Max.
250 KHz	1.5V	200 KHz	300 KHz	400 KHz
230 KHZ	3.0V	200 KHz	250 KHz	300 KHz
500 KHz	1.5V	450 KHz	600 KHz	750 KHz
500 KHZ	3.0V	400 KHz	500 KHz	600 KHz

2.2.3 COMBINATION OF THE CLOCK SOURCES

There are three combinations of clock sources that can be selected in mask option:

2.2.3.1 Dual Clock

MASK OPTION TABLE:


Mask Option name	Selected item
CLOCK SOURCE	(3) DUAL

The operation of the dual clock mode is shown in the following figure.

When this mode is selected in mask option, the clock source (BCLK) of the system clock generator will switch between the XT clock and the CF clock according to the user's program. When the HALT and STOP instructions are executed, the clock source (BCLK) will switch to the XT clock automatically.


The XT clock provides the clock signals to the pre-divider, the timer, the I/O port chattering prevention and the LCD circuitry in this mode.






The state diagram of the dual clock mode is shown the above figure.

After the execution of the FAST instructions, the system clock generator will hold for 12 CF clock cycles after the CF clock oscillator starts up and then BCLK will switch to the CF clock. It prevents the delivery of incorrect clock signals to the system clock in the start-up duration of the fast clock oscillator.



This figure shows the System Clock Switching from Slow to Fast

After executing SLOW instruction, the system clock generator will hold for 2 XT clock cycles, and then BCLK will switch to the XT clock.





2.2.3.2 Single Clock

MASK OPTION TABLE:

For Fast clock oscillator only

Mask Option name	Selected item
CLOCK SOURCE	(1) FAST ONLY


For slow clock oscillator only

Mask Option name	Selected item
CLOCK SOURCE	(2) SLOW ONLY

The operation of the single clock option is shown in the following figure.

Either XT or CF clock can be selected in mask option in this mode. The FAST and SLOW instructions will be treated as the NOP instruction in this mode.

The backup flag (BCF) will be set to 1 automatically before the program enters the stop mode. It can ensure that the Crystal oscillator starts up in a favorable condition.




This figure shows the State Diagram of Single Clock Option



2.2.4 PREDIVIDER

The pre-divider is a 15-stage counter that receives the clock signals from the output of the clock switch circuitry (PH0) as input. When PH0 changes from "H" level to "L" level, the content of this counter changes accordingly. The PH11 to PH15 of the pre-divider are reset to "0" when the PLC 100H instruction is executed or in the initial reset cycle. The pre-divider delivers the signals to the halver/tripler circuit, LCD driver, sound generator and the I/O port chattering prevention function.



This figure shows the pre-divider and its peripherals

The falling edge of PH14 will set the halt mode release request signal flag (HRF3), in this case, if the pre-divider interrupt enable mode (IEF3) is set in advance, the interrupt coming from predivider is accepted; and if the halt release enable mode (HEF3) is set in advance, then the halt release request signal will be delivered and the start condition flag 7 (SCF7) in status register 3 (STS3) will be set.

The clock source of the pre-divider is PH0; there are 4 kinds of frequencies of PH0 that can be selected in mask option:

MASK OPTION TABLE:

Mask Option name	Selected item
PH0 <-> BCLK FOR FAST ONLY	(1) $PH0 = BCLK$
PH0 <-> BCLK FOR FAST ONLY	(2) $PH0 = BCLK/4$
PH0 <-> BCLK FOR FAST ONLY	(3) PH0 = BCLK/8
PH0 <-> BCLK FOR FAST ONLY	(4) PH0 = BCLK/16




2.2.5 System Clock Generator

The system clock generator provides the necessary clocks to control the execution of instructions.

The FAST and SLOW instructions can also be used to switch the clock input of the system clock generator.

The basic system clock is as shown below:



2.3 PROGRAM COUNTER (PC)

The program counter is a 12-bit counter, which addresses the program memory (ROM) up to 4096 addresses. The MSB of program counter (PC11) is a page register. Only CALL and JMP instructions can be used to address the whole address range (000h ~ FFFh), the rest of relative jump instructions can address either page 0 (000h ~ 7ffh) or page 1 (800h ~ FFFh).

• The program counter (PC) is normally incremented by one (+1) for every instruction execution.

 $PC \leftarrow PC + 1$

• When executing JMP instructions, subroutine call instructions (CALL), interrupt service routine or when reset occurs, the program counter (PC) will be loaded with the corresponding address in table 2-1.

PC \leftarrow corresponding address shown in Table 2-1

• When executing a jump instruction except JMP and CALL, the program counter (PC) will be loaded with the specified address in the operand of the instruction. All these relative jump instructions can only be used to address the current page, that is when the current page is page 0 (PC11=0), only the range from 000h ~ 7FFh is accessible; when the current page is page 1 (PC11=1), only the range from 800h ~ FFFh is accessible.

PC \leftarrow current page (PC11) + specified address in the operand

• Return instruction (RTS)

PC \leftarrow content of stack specified by the stack pointer Stack pointer \leftarrow stack pointer - 1



Table	2-	1
Indic	4	1

	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0
Interrupt 2 (INT pin)	0	0	0	0	0	0	0	1	0	0	0	0
Interrupt 0 (input port C or D)	0	0	0	0	0	0	0	1	0	1	0	0
Interrupt 1 (timer 1 interrupt)	0	0	0	0	0	0	0	1	1	0	0	0
Interrupt 3 (pre-divider interrupt)	0	0	0	0	0	0	0	1	1	1	0	0
Interrupt 4 (timer 2 interrupt)	0	0	0	0	0	0	1	0	0	0	0	0
Interrupt 5 (Key Scanning interrupt)	0	0	0	0	0	0	1	0	0	1	0	0
Interrupt 6 (RFC counter interrupt)	0	0	0	0	0	0	1	0	1	0	0	0
Jump instruction	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
Subroutine call	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0


P10 to P0: the 11 Low-order bits of instruction operand.

P11: page register

When executing a subroutine call instructions or interrupt service routine, the content of the program counter (PC) are automatically saved to the stack register (STACK).

2.4 PROGRAM/TABLE MEMORY

The built-in mask ROM is organized into 4096 x 16 bits. There are 2 pages of memory space in this mask ROM. Page 0 covers the address ranging from 000h to 7FFh and page 1 covers 800h to FFFh.





Both instruction ROM (PROM) and table ROM (TROM) share this memory space together. The partition formula for PROM and TROM is as shown below:

Instruction ROM memory space = 2048 + (128 * N) words,

Table ROM memory space = 256(16 - N) bytes (N = $0 \sim 16$).

Note: The data width of the table ROM is 8-bit

The partition of memory space is defined in mask option; the table is as shown below:

MASK OPTION table:


		Instruction ROM	Table ROM memory
Mask Option name	Selected item	memory space	space
		(Words)	(Bytes)
INSTRUCTION ROM <-> TABLE ROM	1 (N=0)	2048	4096
INSTRUCTION ROM <-> TABLE ROM	2 (N=1)	2176	3840
INSTRUCTION ROM <-> TABLE ROM	3 (N=2)	2304	3584
INSTRUCTION ROM <-> TABLE ROM	4 (N=3)	2432	3328
INSTRUCTION ROM <-> TABLE ROM	5 (N=4)	2560	3072
INSTRUCTION ROM <-> TABLE ROM	6 (N=5)	2688	2816
INSTRUCTION ROM <-> TABLE ROM	7 (N=6)	2816	2560
INSTRUCTION ROM <-> TABLE ROM	8 (N=7)	2944	2304
INSTRUCTION ROM <-> TABLE ROM	9 (N=8)	3072	2048
INSTRUCTION ROM <-> TABLE ROM	A (N=9)	3200	1792
INSTRUCTION ROM <-> TABLE ROM	B (N=10)	3328	1536
INSTRUCTION ROM <-> TABLE ROM	C (N=11)	3456	1280
INSTRUCTION ROM <-> TABLE ROM	D (N=12)	3584	1024
INSTRUCTION ROM <-> TABLE ROM	E (N=13)	3712	768
INSTRUCTION ROM <-> TABLE ROM	F (N=14)	3840	512
INSTRUCTION ROM <-> TABLE ROM	G (N=15)	3968	256
INSTRUCTION ROM <-> TABLE ROM	H (N=16)	4096	0

2.4.1 INSTRUCTION ROM (PROM)

There are some special locations that serve as interrupt service routines, such as reset address (000H), interrupt 0 address (014H), interrupt 1 address (018H), interrupt 2 address (010H), interrupt 3 address (01CH), interrupt 4 address (020H), interrupt 5 address (024H), and interrupt 6 address (028H), in the program memory.

When the valid address range of PROM exceeds 2048 addresses (800h), the memory space of PROM will automatically be defined as 2 pages. Refer to section 2-3.





This figure shows the Organization of ROM

2.4.2 TABLE ROM (TROM)

涑


The table ROM is organized into $256(16-N) \ge 8$ bits that shares the memory space with the instruction ROM (as shown in the figure above). This memory space stores the constant data or look up tables for the usage of the main program. All the table ROM addresses can be specified by the index address register (@HL). The data width can be 8 bits ($256(16-N) \ge 8$ bits) or 4 bits ($512(16-N) \ge 4$ bits) depending on the usage. Please refer to the explanation in the instruction chapter for details.

2.5 INDEX ADDRESS REGISTER (@HL)

This is a versatile address pointer for the data memory (RAM) and table ROM (TROM). The index address register (@HL) is a 12-bit register, and the content of the register can be modified by executing MVH, MVL and MVU instructions. The execution of the MVL instructions will load the content of the specified data memory to the lower nibble of the index register (@L). In the same manner, the execution of the MVH and MVU instructions will load the content of the data RAM (Rx) to the higher nibble of the register @H and @U, respectively.

	@U register			@U register @H register					@L re	egister	
Bit3	Bit2	Bit1	Bit0	Bit3	Bit3 Bit2 Bit1 Bit0			Bit3	Bit2	Bit1	Bit0
IDBF11	IDBF10	IDBF9	IDBF8	IDBF7	IDBF6	IDBF5	IDBF4	IDBF3	IDBF2	IDBF1	IDBF0





The index address register can address the whole range of the table ROM and data memory.



The index address register is a write-only register, CPHL X instruction can specify 8-bit immediate data to compare with the content of @H and @L. If the result of the comparison is equivalent, the instruction behind CPHL X will be skipped (NOP); if not equivalent, the instruction behind CPHL X will be executed normally.

<u>Note:</u> During the process of the comparison of the index address, all the interrupt enable flags (IEF) must be cleared to avoid malfunction.

The comparison bit pattern is shown below:

CI	PHL X	X7	X6	X5	X4	X3	X2	X1	X0
(@HL	IDBF7	IDBF6	IDBF5	IDBF4	IDBF3	IDBF2	IDBF1	IDBF0

Example:

		; @HL = 30h
CPHL	30h	
SIE*	0h	; disable IEF
JMP	lable1	; this instruction will not be executed (NOP)
JMP	lable2	; this instruction will be executed and than jump to lable2
lable1:		
· · · · · · · · · ·		
1 1 1 0		

lable2:



2.6 STACK REGISTER (STACK)

Stack is a special data structure that follows the first-in-last-out rule. It is used to save the contents of the program counter sequentially during subroutine calls or the execution of the interrupt service routines.

The contents of the stack registers are returned sequentially to the program counter (PC) when return instruction (RTS) is executed.


The stack registers are organized into 11 bits by 8 levels with no overflow flag; Therefore only 8 levels of subroutine call or interrupt are allowed (If stacks are full, and either interrupt occurs or a subroutine call executes, the first level will be overwritten).

Once a subroutine call or interrupt causes a stack registers (STACK) to overflow, the stack pointer will return to 0 and the contents of the level 0 stack will be overwritten by the PC value.

The contents of the stack registers (STACK) are returned sequentially to the program counter (PC) during execution of the RTS instruction.

Once a RTS instruction causes a stack register (STACK) to underflow, the stack pointer will return to level 7 and the content of the level 7 stack will be restored to the program counter.

The following figure shows the diagram of the stack.





2.7 DATA MEMORY (RAM)

The static RAM is organized into 512 addresses x 4 bits and is used to store data.

The data memory can be accessed by two methods:


1. Direct addressing mode

The address of the data memory is specified by the instructions and the addressing range is from 00H to 7FH.

2. Index addressing mode

The index address register (@HL) can address the data memory from 00H to 1FFH.

In addition, the 16 specified addresses (70H to 7FH) in the direct addressing memory are also used as 16 working registers. The function of working registers will be described in detail in section 2-8.



This figure shows the Data Memory (RAM) and Working Register Organization



2.8 WORKING REGISTER (WR)

The locations 70H to 7FH of the data memory (RAM) are not only used as general-purpose data memory but also used as working registers (WR). The following will introduce the general usage of working registers:

- 1. To perform the arithmetic and logic operations on the contents of a working register and immediate data. Such as: ADCI, ADCI*, SBCI, SBCI*, ADDI, ADDI*, SUBI, SUBI*, ADNI, ADNI*, ANDI, ANDI*, EORI, EORI*, ORI, ORI*
- 2. To transfer data between a working register and any address in the direct addressing data memory (RAM). Such as:

MWR Rx, Ry; MRW Ry, Rx

3. To decode (or directly transfer) the contents of a working register and then output to the LCD PLA circuit. Such as:

LCT, LCB, LCP

2.9 ACCUMULATOR (AC)

The accumulator (AC) is a register that plays the most important role in operations and controls. By using it in conjunction with the ALU (Arithmetic and Logic Unit), data transfer between the accumulator and other registers or data memory can be performed.

2.10 ALU (Arithmetic and Logic Unit)

This is circuitry that performs arithmetic and logic operations. The ALU provides the following functions:

Binary addition/subtraction	(INC, DEC, ADC, SBC, ADD, SUB, ADN, ADCI, SBUI, ADNI)
Logic operation	(AND, EOR, OR, ANDI, EORI, ORI)
Shift	(SR0, SR1, SL0, SL1)
Decision	(JB0, JB1, JB2, JB3, JC, JNC, JZ, and JNZ)
BCD operation	(DAA, DAS)



2.11 BINARY CONVERT TO DECIMAL (BCD)

Decimal format is another numerical format supported by TM8726. When the content of the data memory is assigned as decimal format, it is necessary to convert the results into decimal format after the execution of ALU instructions. When the decimal converting operation is in execution, all the operands (including the content of the data memory (RAM), accumulator (AC), immediate data, and look-up table) should be in the decimal format, otherwise the results of conversion will be incorrect.

Instructions DAA, DAA*, DAA @HL can convert data from binary to decimal format after any addition operation. The conversion rules are shown in the following table and illustrated in example 1.

AC data before DAA	CF data before DAA	AC data after DAA	CF data after DAA
execution	execution	execution	execution
$0 \le AC \le 9$	CF = 0	no change	no change
$A \le AC \le F$	CF = 0	AC = AC + 6	CF = 1
$0 \le AC \le 3$	CF = 1	AC = AC + 6	no change

Example 1:

L		
LDS	10h, 9	; Load immediate data "9" to data memory address 10H.
LDS	11h, 1	; Load immediate data "1" to data memory address 11H
		; and AC.
RF	1h	; Reset CF to 0.
ADD*	10h	; The content of the data memory at address 10H and AC are
		; binary-added, the result is loaded into AC & data memory
		; address 10H. (R10 = AC = A (binary), $CF = 0$)
DAA*	10h	; Convert the content of AC into decimal format.
		; The result in the data memory at address 10H is "0" and in
		; the CF is "1". This represents the decimal number "10".

Instructions DAS, DAS*, DAS @HL can convert the data from binary format to decimal format after any subtraction operation. The conversion rules are shown in the following table and illustrated in Example 2.


AC data before DAS	CF data before DAS	AC data after DAS	CF data after DAS
execution	execution	execution	execution
$0 \le AC \le 9$	CF = 1	No change	no change
$6 \le AC \le F$	CF = 0	AC = AC + A	no change

Example 2:

1	
LDS 10h, 1	; Load immediate data "1" to the data memory address 10H.
LDS 11h, 2	; Load immediate data "2" to the data memory address 11H and AC.
SF 1h	; Sets CF to 1, which means no borrowing occurs.
SUB* 10h	; The content of the data memory address at 10H is binary-subtracted;
	; The result is loaded into data memory address
	; 10H. (R10 = AC = F (binary), $CF = 0$)
DAS* 10h	; Convert the content of the data memory at address 10H to
	; decimal format. The result in the data memory address 10H
	; is "9" and in the CF is "0". This represents the decimal
	; number "-1".



2.12 TIMER 1 (TMR1)



This figure shows the TMR1 organization.

2.12.1 NORMAL OPERATION

TMR1 consists of a programmable 6-bit binary down counter, which can be loaded and enabled by executing the TMS and the TMSX instructions.

Once the TMR1 counts down to 3Fh, it will generate an underflow signal to set the halt release request flag 1 (HRF1) to 1 and then stop counting down.

When HRF1 = 1, and the TMR1 interrupt enable flag (IEF1) = 1, an interrupt is generated.

When HRF1 = 1, if the IEF1 = 0 and the TMR1 halt release enabled (HEF1) = 1, the program will exit from the halt mode (if CPU is in the halt mode) and then set the start condition flag 5 (SCF5) to 1 in the status register 3 (STS3).

After power on reset, the default clock source of TMR1 is PH3.

If a watchdog reset occurs, the clock source of TMR1 will stay with the previous selection.

The following table shows the definition of each operand bit in TMR1's instructions.

OPCODE	Select clock			Initiate value of timer					
TMSX X	X8 X7 X6			X5	X4	X3	X2	X1	X0
TMS Rx	0	AC3	AC2	AC1	AC0	Rx3	Rx2	Rx1	Rx0
TMS @HL	0	bit7	bit6	bit5	Bit4	bit3	bit2	bit1	bit0





X8	X7	X6	clock source
0	0	0	PH9
0	0	1	PH3
0	1	0	PH15
0	1	1	FREQ
1	0	0	PH5
1	0	1	PH7
1	1	0	PH11
1	1	1	PH13

The following table shows the clock source setting for TMR1.

Notes:

1.	When the clock source of TMR1 is PH3
	TMR1 set time = (Set value + error) * 8 * 1/fosc (KHz) (ms)
2.	When the clock source of TMR1 is PH9
	TMR1 set time = (Set value + error) * 512 * 1/fosc (KHz) (ms)
3.	When the clock source of TMR1 is PH15
	TMR1 set time = (Set value + error) * 32768 * 1/fosc (KHz) (ms)
4.	When the clock source of TMR1 is PH5
	TMR1 set time = (Set value + error) * 32 * 1/fosc (KHz) (ms)
5.	When the clock source of TMR1 is PH7
	TMR1 set time = (Set value + error) * 128 * 1/fosc (KHz) (ms)
6.	When the clock source of TMR1 is PH11
	TMR1 set time = (Set value + error) * 2048 * 1/fosc (KHz) (ms)
7.	When the clock source of TMR1 is PH13
	TMR1 set time = (Set value + error) * 8192 * 1/fosc (KHz) (ms)
	Set value: Decimal number of the timer set value
	error: the tolerance of set value, $0 < \text{error} < 1$.

fosc: Input of the predivider

PH3: The 3rd stage output of the predivider

- PH5: The 5th stage output of the predivider
- PH7: The 7th stage output of the predivider
- PH9: The 9th stage output of the predivider
- PH11: The 11th stage output of the predivider
- PH13: The 13th stage output of the predivider
- PH15: The 15th stage output of the predivider
- 8. When the clock source of TMR1 is FREQ TMR1 set time = (Set value + error) * 1/FREQ (KHz) (ms).
 FREQ: Please refer to section 3-3-1.

2.12.2 RE-LOAD OPERATION


TMR1 provides a re-load function, which can last for a time interval longer than 3Fh. The SF 80h instruction enables the re-load function and RF 80h instruction disables it.



When the re-load function is enabled, the TMR1 will count down with a 3Fh initial data automatically if TMR1's underflow occurs. Once the re-load function has been disabled, TMR1's underflow will stop TMR1 immediately. During this operation, the program must use the halt release request flag or interrupt to calculate the desired counting value.

- It is necessary to execute either the TMS or the TMSX instructions to initiate the count down value before the re-load function is enabled, otherwise, TMR1 will automatically count down with an unknown value.
- Do not disable the re-load function before the last expected halt release or interrupt occurs. If the TMS related instructions are not executed after each halt release or an interrupt occurs, TMR1 will stop operating immediately after the re-load function is disabled.

For example, if the expected count down value is 500, it may be divided as 52 + 7 * 64. First, set the initial count down value of TMR1 to 52 and start counting, then enable the TMR1 halt release or interrupt function. Before the first underflow occurs, enable the re-load function. TMR1 will continue operating even though TMR1 underflow occurs. When a halt release or an interrupt occurs, clear the HRF1 flag by executing PLC instruction. After a halt release or an interrupt occurs 8 times, disable the re-load function and then the counting is completed.




In the folling example, S/W enters the halt mode to wait for the underflow of TMR1.

	LDS	0, 0	; initiate the underflow counting register
	PLC	2	
	SHE	2	; enable the HALT release caused by TMR1
	TMSX	34h	; initiate the TMR1 value (52) and the clock source is $\phi 9$
	SF	80h	; enable the re-load function
RE_L	OAD:		
	HALT		
	INC*	0	; increment the underflow counter
	PLC	2	; clear HRF1
	JB3	END_TM1	; if the TMR1 underflow counter is equal to 8, exit
			; subroutine
	JMP	RE_LOAD	
END_	TM1:		



RF 80h ; disable the re-load function 2.13 TIMER 2 (TMR2)

The following figure shows the TMR2 organization.



2.13.1 NORMAL OPERATION

TMR2 consists of a programmable 6-bit binary down counter, which can be loaded and enabled by executing either the TM2 or the TM2X instructions.

Once TMR2 counts down to 3Fh, it stops counting, then generates an underflow signal and sets the halt release request flag 4 (HRF4) to 1.

- When HRF4 = 1, and the TMR2 interrupt enabler (IEF4) is set to 1, the interrupt occurs.
- When HRF4 =1, IEF4 = 0, and the TMR2 halt release enabler (HEF4) is set to 1, the program will exit from the halt mode (if CPU is in the halt mode) and HRF4 sets the start condition flag 6 (SCF6) to 1 in the status register 4 (STS4).

After power on reset, the default clock source of TMR2 is PH7.

If a watchdog reset occurs, the clock source of TMR2 will remain the same.

OPCODE	Select clock			Initiate value of timer					
TM2X X	X8	X7	X6	X5	X4	X3	X2	X1	X0
TM2 Rx	0	AC3	AC2	AC1	AC0	Rx3	Rx2	Rx1	Rx0
TM2 @HL	0	bit7	bit6	bit5	Bit4	bit3	bit2	bit1	bit0

The following table shows the definition of each bit in TMR2 instructions.





X8	X7	X6	clock source
0	0	0	PH9
0	0	1	РН3
0	1	0	PH15
0	1	1	FREQ
1	0	0	PH5
1	0	1	PH7
1	1	0	PH11
1	1	1	PH13

The following table shows the clock source setting for TMR2.

Notes:

- When the clock source of TMR2 is PH3 TMR2 set time = (Set value + error) * 8 * 1/fosc (KHz) (ms)
 When the clock source of TMR2 is PH9
- TMR2 set time = (Set value + error) * 512 * 1/fosc (KHz) (ms)
- 3. When the clock source of TMR2 is PH15 TMR2 set time = (Set value + error) * 32768 * 1/fosc (KHz) (ms)
- 4. When the clock source of TMR2 is PH5 TMR2 set time = (Set value + error) * 32 * 1/fosc (KHz) (ms)
- 5. When the clock source of TMR2 is PH7 TMR2 set time = (Set value + error) * 128 * 1/fosc (KHz) (ms)
- 6. When the clock source of TMR2 is PH11 TMR2 set time = (Set value + error) * 2048 * 1/fosc (KHz) (ms)
- 7. When the clock source of TMR2 is PH13 TMR2 set time = (Set value + error) * 8192 * 1/fosc (KHz) (ms) Set value: Decimal number of the timer set value error: the tolerance of set value, 0 < error <1. fosc: Input of the predivider PH3: The 3rd stage output of the predivider PH5: The 5th stage output of the predivider PH7: The 7th stage output of the predivider PH9: The 9th stage output of the predivider PH11:The 11th stage output of the predivider PH13:The 13th stage output of the predivider
 8. When the clock source of TMR2 is FREQ

TMR2 set time = (Set value + error) * 1/FREQ (KHz) (ms). FREQ: refer to section 3-3-1.



2.13.2 RE-LOAD OPERATION

TMR2 also provides a re-load function which works in the same fashion as TMR1. The instruction SF2 1 enables the re-load function; the instruction RF2 1 disables it.

2-13-3. TIMER 2 (TMR2) IN RESISTOR TO FREQUENCY CONVERTER (RFC)

TMR2 also controls the operation of the RFC function.

TMR2 will sets TENX flag to 1 to enable the RFC counter. Once TMR2 underflows, the TENX flag will be reset to 0 automatically. In behaving this way, Timer 2 can set an accurate time period without setting a value error like the other operations of TMR1 and TMR2. Refer to section 3-8 for more detail information on controlling the RFC counter. The following figure shows the operating timing of TMR 2 in RFC mode.

Clock source of Timer 2						//			
TM2X X						//			
Content of Timer2	3Fh	_X	N	_X_	N-1	N-2	1	0	3Fh
HRF4						//			
TENX								 	

TMR2 also provides the re-load function when controlling the RFC function.

The SF2 1h instruction enables the re-load function, and the DED flag should be set to 1 by the SF2 2h instruction. Once the DED flag is set to 1, the TENX flag will not be cleared to 0 when TMR2 underflows (but HRF4 will be set to1). The DED flag must be cleared to 0 by executing RF2 2h instruction before the last HRF4 occurs; thus, the TENX flag will be reset to 0 after the last HRF4 flag signal is delivered. After the last underflow (HRF4) of TMR2 occurs, disable the re-load function by the executing the RF2 1h instruction.

For example, if the expected count down value is 500, it will be divided as 52 + 7 * 64.


- 1. Set the initial value of TMR2 to 52 and start counting.
- 2. Enable the TMR2 halt release or the interrupt function.
- 3. Before the first underflow occurs, enable the re-load function and set the DED flag. The TMR2 will continue counting even if TMR2 underflows.
- 4. When a halt release or an interrupt occurs, clear the HRF4 flag by PLC instruction and increment the counting value to count the underflow times.
- 5. When a halt release or an interrupt occurs at the 7th time, reset the DED flag.



6. When a halt release or an interrupt occurs at the 8th time, disable the re-load function and then the counting is completed.

In the following example, S/W enters the halt mode to wait for the underflow of TM2.

	LDS PLC	0,0 10h	;initiate the underflow counting register
	SHE	10h	;enable the halt release caused by TM2
	SRF	19h	;enable RFC, and controlled by TM2
	TM2X	34h	; initiate the TM value (52) and the clock source is ϕ 9
	SF2	3h	;enable the re-load function and set the DED flag to 1
RE_L	OAD:		
	HALT		
	INC*	0	;increment the underflow counter
	PLC	10h	;clear HRF4
	LDS	20h, 7	
	SUB	0	;when halt is released at the 7th time, reset the DED flag
	JNZ	NOT_RESET_	DED
	RF2	2	;reset the DED flag
NOT_	RESET_	DED:	
	LDA	0	;restore underflow counter to AC
	JB3	END_TM1	; if the TM2 underflow counter is equal to 8, exit this subroutine
	JMP	RE_LOAD	
END_	TM1:		
	RF2	1	;disable the re-load function




This figure shows the operating timing of TMR2 re-load function for RFC



2.14 STATUS REGISTER (STS)

The status register (STS) is a 4-bit register and comes in 4 types: status register 1 (STS1) to status register 4 (STS4). The following figure shows the configuration of the start condition flags for TM8726.





2.14.1 STATUS REGISTER 1 (STS1)

Status register 1 (STS1) consists of 2 flags:

1. Carry flag (CF)

The carry flag is used to save the results of the carry or borrow during the arithmetic operation.

2. Zero flag (Z)

Indicate the accumulator (AC) status. When the content of the accumulator is 0, the Zero flag is set to 1. If the content of the accumulator is not 0, the zero flag is reset to 0.

- 3. The MAF instruction transfers the data of the status register 1 (STS1) to the accumulator (AC) and the data memory (RAM).
- 4. The MRA instruction transfers the data of the data memory (RAM) to the status register 1 (STS1).

The bit pattern of status register 1 (STS1) is shown below.

Bit 3	Bit 2	Bit 1	Bit 0
Carry flag (AC)	Zero flag(Z)	NA	NA
Read / write	Read only	Read only	Read only

2.14.2 STATUS REGISTER 2 (STS2)

Status register 2 (STS2) consists of the start condition flag 1, 2 (SCF1, SCF2) and the backup flag.

The MSB instruction transfers the data of the status register 2 (STS2) to the accumulator (AC) and the data memory (RAM), and the status register 2 (STS2) is read-only.

The following table shows the bit pattern of each flag in the status register 2 (STS2).

Bit 3	Bit 2	Bit 1	Bit 0
Start condition flag 3	Start condition flag 2	Start condition flag 1	Backup flag
(SCF3)	(SCF2)	(SCF1)	(BCF)
Halt release caused by	Halt release caused by	Halt release caused by	The back up mode
the IOD port	SCF4,5,6,7,9	the IOC port	status
Read only	Read only	Read only	Read only

Start condition flag 3 (SCF3)


When a signal change occurs on port IOC due to the execution of SCA instruction to and the halt mode is released as a result, SCF3 will be set. Executing the SCA instruction will cause SCF3 to be reset to 0.

Start condition flag 1 (SCF1)

When a signal change occurs on port IOC due to that the execution of SCA instruction and the halt mode is released as a result, SCF1 will be set. Executing the SCA instruction will cause SCF1 to be reset to 0.

Start condition flag 2 (SCF2)

When factors other than port IOA and IOC cause the halt mode to be released, SCF2 will be set to1. Also, if one or more start condition flags in SCF4, 5, 6, 7, 9 are set to 1, SCF2 will be set to 1 synchronously. When all of the flags in SCF4, 5, 6, 7, 9 are cleared, the start condition flag 2 (SCF2) is reset to 0.



<u>Note:</u> If the start condition flag is set to 1, the program will not be able to enter the halt mode.

Backup flag (BCF)

This flag can be set/reset by executing the SF 2h/RF 2h instruction.

2.14.3 STATUS REGISTER 3 (STS3)

When the halt mode is released by the start condition flag 2 (SCF2), the status register 3 (STS3) will update the corresponding status flag wherein the cause for the release of the halt mode.

Status register 3 (STS3) consists of 4 flags:

1. The Start condition flag 4 (SCF4)

If the halt release enable flag 2 (HEF2) is set, the start condition flag 4 (SCF4) will be set to 1 when the signal change on the INT pin causes the halt release request flag 2 (HRF2) to be output.

There are two methods to reset the start condition flag 4 (SCF4), one is to execute the PLC instruction to reset the halt release request flag 2 (HRF2) and the other is to execute the SHE instruction to reset the halt release enable flag 2 (HEF2).

2. The Start condition flag 5 (SCF5)

If the halt release enable flag 1 (HEF1) is set, the Start condition flag 5 (SCF5) will be set when an underflow signal from Timer 1 (TMR1) causes the halt release request flag 1 (HRF1) to be output.

There are two methods to reset the start condition flag 5 (SCF5), one is to execute the PLC instruction to reset the halt release request flag 1 (HRF1) and the other is to execute the SHE instruction to reset the halt release enable flag 1 (HEF1).

3. The Start condition flag 7 (SCF7)

If the halt release enable flag 3 (HEF3) is set beforehand, the Start condition flag 7 (SCF7) will be set when an overflow signal from the pre-divider causes the halt release request flag 3 (HRF3) to be output.


There are two methods to reset the start condition flag 7 (SCF7), one is to execute the PLC instruction to reset the halt release request flag 3 (HRF3) and the other is to execute the SHE instruction to reset the halt release enable flag 3 (HEF3).

4. Contents of the pre-divider on the 15th stage.

The MSC instruction is used to transfer the contents of the status register 3 (STS3) to the accumulator (AC) and the data memory (RAM).

The following table shows the Bit Pattern of Status Register 3 (STS3).

Bit 3	Bit 2	Bit 1	Bit 0
Start condition flag 7	15th stage of the	Start condition flag 5	Start condition flag 4
(SCF7)	pre-divider	(SCF5)	(SCF4)
Halt release caused by	pre-urvice	Halt release caused by	Halt release caused by
pre-divider overflow		TMR1 underflow	INT pin
Read only	Read only	Read only	Read only



2.14.4 STATUS REGISTER 3X (STS3X)

When the halt mode is released by the start condition flag 2 (SCF2), the status register 3X (STS3X) will update in the corresponding status flag wherein the cause for the release of the halt mode.

The status register 3X (STS3X) consists of 3 flags:

1. Start condition flag 8 (SCF8)

If the halt release enable flag 5 (HEF5) is set beforehand, the SCF8 flag will be set to 1 when any signal changes on KI1~4 pins (KI1~4=1 in LED mode / KI1~4=0 in LCD mode) causes the halt release request flag 5 (HRF5) to be output.

There are two methods to reset the start condition flag 8 (SCF8), one is to execute the PLC instruction to reset the halt release request flag 5 (HRF5) and the other is to execute the SHE instruction to reset the halt release enable flag 5 (HEF5).

2. The start condition flag 6 (SCF6)

f the halt release enable flag 4 (HEF4) is set beforehand, the SCF6 flag will be set to 1 when an underflow signal from timer 2 (TMR2) causes the halt release request flag 4 (HRF4) to be output.

There are two methods to reset the start condition flag 6 (SCF6), one is to execute the PLC instruction to reset the halt release request flag 4 (HRF4) and the other is to execute the SHE instruction to reset the halt release enable flag 4 (HEF4).

3. The Start condition flag 9 (SCF9)

If the halt release enable flag 9 (HEF9) is set beforehand, the SCF9 flag will be set to 1 when a finish signal from mode 3 of the RFC function causes the halt release request flag 6 (HRF6) to be output. In this case, the 16-counter of the RFC function has to be controlled by CX pin; please refer to section 2-16-9.

There are two methods to reset the start condition flag 9 (SCF9), one is to execute the PLC instruction to reset the halt release request flag 6 (HRF6) and the other is to execute the SHE instruction to reset the halt release enable flag 6 (HEF6).

The MCX instruction can transfer the contents of status register 3X (STS3X) to the accumulator (AC) and the data memory (RAM).

Bit 3 Bit 2 Bit 1 Bit 0 Start condition flag 9 Start condition flag 6 Start condition flag 8 NA (SCF9) (SCF6) (SCF8) Halt release caused by Halt release caused by Halt release caused by RFC counter finish TMR2 underflow SKI underflow Read only Read only Read only Read only

The following table shows the Bit Pattern of Status Register 3X (STS3X).



2.14.5 STATUS REGISTER 4 (STS4)

The Status register 4 (STS4) consists of 3 flags:

1. The System clock selection flag (CSF)

The system clock selection flag (CSF) shows which clock source of the system clock generator (SCG) is in use. Executing the SLOW instruction will change the clock source (BCLK) of the system clock generator to the slow speed oscillator (XT clock) and the system clock selection flag (CSF) will be reset to 0. Executing the FAST instruction will change the clock source (BCLK) of the system clock generator to the fast speed oscillator (CF clock), and the system clock selection flag (CSF) will be set to 1. For the operation of the system clock generator, refer to section 2-2-3.

- 2. The Watchdog timer enable flag (WTEF) The watchdog timer enable flag (WDF) shows the operating status of the watchdog timer.
- 3. The Overflow flag of the 16-bit counter of RFC (RFOVF) The overflow flag of the 16-bit counter of RFC (RFOVF) is set to 1 when the overflow of the 16-bit counter of RFC occurs. The flag will be reset to 0 when this counter is initiated by executing the SRF instruction.

The MSD instruction can be used to transfer the contents of status register 4 (STS4) to the accumulator (AC) and the data memory (RAM).

The following table shows the Bit Pattern of Status Register 4 (STS4)


Bit 3	Bit 2	Bit 1	Bit 0
Reserved	The overflow flag of 16- bit counter of RFC (RFVOF)	Watchdog timer Enable flag (WTEF)	System clock selection flag (CSF)
Read only	Read only	Read only	Read only

2.14.6 START CONDITION FLAG 11 (SCF11)

The Start condition flag 11 (SCF11) will be set to 1 in STOP mode when the following conditions are met:

- A high level signal received from the OR-ed output via the pins defined as input mode in the IOC port, it causes the stop release flag of the IOC port (CSR) to output, the stop release enable flag 4 (SRF4) has to be set beforehand.
- A high level signal received from the OR-ed output via the pins defined as input mode in the IOD port, it causes the stop release flag of the IOD port (DSR) to output, the stop release enable flag 3 (SRF3) has to be set beforehand.
- A high level signal received from the OR-ed output of the signals latch buffer on KI1~4 pins, it causes the stop release flag of the Key Scanning (SKI) to output, the stop release enable flag 4 (SRF7) has to be set beforehand.
- The signal change from the INT pin causes the halt release flag 2 (HRF2) to output, the stop release enable flag 5 (SRF5) has to be set beforehand.





The following figure shows the organization of start condition flag 11 (SCF 11).

The stop release flags (SKI, CSR, DSR, HRF2) can be set by the stop release enable flags (SRFx). These flags should be cleared before the MCU enters stop mode. All of the IOA port pins and IOC port pins have to be set as the input mode and kept in 0 state before the MCU enters the STOP mode, otherwise the program can not enter the STOP mode.

The SRE Instruction can set or reset the stop release enable flags (SRF4,5,7).

The following table shows the stop release request flags.

	The OR-ed latched signals for KI1~4	The OR-ed input mode pins of IOC(IOD) port	The rising or falling edge on INT pin
Stop release request flag	SKI	CSR(DSR)	HRF2
Stop release enable flag	SRF7	SRF4(SRF3)	SRF5

2.15 CONTROL REGISTER (CTL)

The control register (CTL) comes in 4 types: control register 1 (CTL1) to control register 4 (CTL4).

2.15.1 CONTROL REGISTER 1 (CTL1)

The control register 1 (CTL1), is a 1-bit register:

1. Switch enable flag 4 (SEF4)

It stores the status of the input signal change on IOC pins which have been defined as input mode that causes the halt mode or the stop mode to be released.

2. Switch enable flag 3 (SEF3)

It stores the status of the input signal change on IOD pins which have been defined as input mode that causes the halt mode or the stop mode to be released.




Executing the SCA instruction can set or reset these flags.

The following table shows Bit Pattern of Control Register 1 (CTL1).

Bit 4	Bit3
Switch enable flag 4 (SEF4)	Switch enable flag 3 (SEF3)
Enables the halt release caused by the	Enables the halt release caused by the
signal change on IOC port	signal change on IOD port
Write only	Write only

The following figure shows the organization of control register 1 (CTL1).



2.15.1.1 The Settings for releasing the Halt Mode

If SEF4 (SEF3) is set to 1, a signal change on the IOC (IOD) port will cause the halt mode to be released and SCF1 (SCF3) will be set to 1. Because the signal change on the IOC (IOD) port is an ORed output of IOC1~4, it is necessary to keep the rest of input pins in "0" state when one of the input signal on the IOC (IOD) port pin is changing.

2.15.1.2 The Settings for Stop Mode

If SRF4 (SRF3) and SEF4 (SEF3) are set, the stop mode will be released and set the SCF1 (SCF3) when a high level signal is applied to one of the input mode pins of IOC (IOD) port and other pins stay in "0" state.

It is applied to one of the IOC (IOD) port pins in input mode

After the stop mode is released, TM8726 enters the halt mode.

The high level signal must hold for a period long enough to allow the chattering prevention circuitry of the IOC (IOD) port to detect this signal and then set SCF1 (SCF3) to release the halt mode, otherwise the chip will return to stop mode again.



2.15.1.3 Interrupt for CTL1

The control register 1 (CTL1) performs the following functions by the execution of the SIE instruction to enable the interrupt function.

An input signal changes on the input pins of IOC (IOD) port will cause MCU to deliver the SCF1 (SCF3) when SEF4 (SEF3) has been set to 1 by executing the SCA instruction. After delivering the status of SCF1 (SCF3) flag, the halt release request flag (HRF0) will be set to 1.

In this case, if the interrupt enable flag 0 (IEF0) is set to 1 by executing the SIE instruction beforehand, it will also deliver the interrupt request flag 0 (interrupt 0) to interrupt the program.

Once the interrupt 0 is accepted by MCU, the later interrupt requests come from interrupt 0 will be inhibited until executing the SCA instruction to release this inhibition. Refer to section 2-16-1-1

2.15.2 CONTROL REGISTER 2 (CTL2)

The Control register 2 (CTL2) consists of halt release enable flags 1, 2, 3, 4, 5, 6 (HEF1, 2, 3, 4, 5, 6) and is set by the SHE instruction. The bit pattern of the control register (CTL2) is shown below.

Halt release enable flag	HEF6	HEF5	HEF4
Halt release condition	Enable the halt release caused by RFC counter to stop counting (HRF6)	Enable the halt release caused by Key Scanning(HRF5)	Enable the halt release caused by TMR2 underflow (HRF4)
Halt release enable flag	HEF3	HEF2	HEF1
Halt release condition	Enable the halt release caused by pre-divider overflow (HRF3)	Enable the halt release caused by INT pin (HRF2)	Enable the halt release caused by TM1 underflow (HRF1)

When the halt release enable flag 6 (HEF6) is set, the stop signal from the 16-bit counter of RFC causes the halt mode to be released. In the same manner, when HEF1 to HEF4 are set to 1, the following conditions will cause the halt mode to be released, respectively : an underflow signal from TMR1, the signal change at the INT pin, an overflow signal from the pre-divider and an underflow signal from TMR2, and a 'H' signal from OR-ed output of KI1~4 latch signals.

When the stop release enable flag 5 (SRF5) and the HEF2 are set, a signal change on the INT pin can cause the stop mode to be released.

When the stop release enable flag 7 (SRF7) and the HEF5 are set, the 'H' signal from OR-ed output of K1~4 latch signals can cause the stop mode to be released.

2.15.3 CONTROL REGISTER 3 (CTL3)

The Control register 3 (CTL3) is composed of 7 bits of interrupt enable flags (IEF) to enable/disable interrupts.



The interrupt enable flag (IEF) is set/reset by the SIE* instruction. The bit pattern of control register 3 (CTL3) is as shown below.

Interrupt enable flag	IEF6	IEF5	IEF4
Interrupt request flag	Enable the interrupt request caused by RFC function (HRF6)	Enable the interrupt request caused by Key Scanning (HRF5)	Enable the interrupt request caused by TMR2 underflow (HRF4)
Interrupt flag	Interrupt 6	Interrupt 4	Interrupt 4
Interrupt enable flag	IEF3	IEF2	IEF1
Interrupt request flag	Enable the interrupt request caused by predivider overflow (HRF3)	Enable the interrupt request caused by INT pin (HRF2)	Enable the interrupt request caused by TM1 underflow (HRF1)
Interrupt flag	Interrupt 3	Interrupt 2	Interrupt 1
Interrupt enable flag	IEF0		
Interrupt request flag	Enable the interrupt request caused by IOC or IOD port signal to be changed (HRF0)		
Interrupt flag	Interrupt 0		

When any of the interrupts are accepted, the corresponding HRFx and the interrupt enable flag (IEF) will be reset to 0 automatically. Therefore, the desirable interrupt enable flag (IEFx) must be set again before exiting from the interrupt routine.

2.15.4 CONTROL REGISTER 4 (CTL4)

The Control register 4 (CTL4) is a 3-bit register. It is set/reset by the SRE instruction.

The following table shows the Bit Pattern of the Control Register 4 (CTL4).

Stop release enable flag	SRF7	SRF5	SRF4 (SRF3)
Stop release request flag	Enable the stop release request	Enable the stop release request	Enable the stop release
	caused by signal change on	caused by signal change on INT	request caused by signal
	KI1~4 (SKI)	pin (HRF2)	change on IOC (IOD)

When the stop release enable flag 7 (SRF7) is set to 1, an input signal change on the pin KI1~4 will cause the stop mode to be released. In the same manner, when SRF4 (SRF3) and SRF5 are set to 1, an input signal will change on the IOC (IOD) port pin in input mode and a signal change on the INT pin will cause the stop mode to be released as well.

Example:

This example illustrates the stop mode released by the port IOC, KI1~4 and INT pins. Assuming all the IOD and IOC pins have been defined as input mode.

PLC	25h	; Reset the HRF0, HRF2 and HRF5.
SHE	24h	; Set HEF2 and HEF5, the signal change on INT or KI1~4 pin
		; will cause the start condition flag 4 or 8 to be set.
SCA	10h	; Set SEF4, the signal change on port IOC
		; will cause the start conditions SCF1 to be set.
SRE	0b0h	; SRF7,5,4 are set so that the signal changes on KI1~4 pins,
		; port IOC and INT pin will cause the stop mode to be released.



STOP		; Enter the stop mode.
		;STOP release
MSC	10h	; Check the signal change on INT pin that causes the stop ; mode to be released.
MSB	11h	; Check the signal change on port IOC that causes the stop ; mode to be released.
MCX	12h	; Checks the signal change on KI1~4 pins that causes the stop ; mode to be released.

2.16 HALT FUNCTION

The halt function is provided to minimize the current dissipation of the TM8726 when the LCD is still operating. During halt mode, the program memory (ROM) is not in operation; only the oscillator circuit, pre-divider circuit, sound circuit, I/O port chattering prevention circuit, and LCD driver output circuit are in operation (If the timer has started operating, the timer counter still operates in the halt mode).

After executing the HALT instruction, and no halt release signals (SCF1, SCF3, HRF1 ~ 6) are delivered, the CPU enters halt mode.

The following 3 conditions are available to release halt mode.

(1) An interrupt is accepted.

When an interrupt is accepted, the halt mode is released automatically, and the program will enter the halt mode again by executing the RTS instruction after the completion of the interrupt service.

When halt mode is released and an interrupt is accepted, the halt release signal is reset automatically.

- (2) A signal change on IOC or IOD port is specified by the SCA instruction (SCF1) or (SCF3).
- (3) The halt release condition specified by the SHE instruction is met (HRF1 ~ HRF6). When the halt mode is released in either (2) or (3), it is necessary to execute the MSB, or the MSC, or the MCX instruction to test the halt release signal. It is also necessary to execute the PLC instruction to reset the halt release signal (HRF).

Even the HALT instruction is executed in the state that the halt release signal is delivered; the MCU does not enter the halt mode.

2.17 STOP FUNCTION (STOP)

The stop function is another way to minimize the current dissipation for TM8726. In stop mode, all the functions in TM8726 are put into hold state, including oscillators. All of the LCD corresponding signals (COM and Segment) will output "L" level. In this mode, TM8726 will not dissipate any power. Because the stop mode will set the BCF flag to 1 automatically, it is recommended to reset the BCF flag after releasing the stop mode in order to reduce power consumption.





Before the stop instruction is executed, all of the signals on the IOD and IOC port pins which are defined as input mode must be in the "L" state, and no stop release signals (SRFn) will be delivered. The CPU will then enter stop mode by executing STOP instruction.

The following conditions will cause stop mode to be released.

- One of the signals on the IOD or the IOC port pin in input mode is in "H" state and holds long enough to cause the CPU to be released from the halt mode.
- .A signal is changed on the INT pin.
- The stop release condition specified by the SRE instruction is met.

When TM8726 is released from stop mode, the TM8726 will enter the halt mode immediately and will process the halt release procedure. If the "H" signal on the IOC (IOD) port does not hold long enough to set the SCF1(SCF3), once the signal on the IOC port returns to "L", the TM8726 will enter stop mode. The backup flag (BCF) will be set to 1 automatically after the MCU enters stop mode.

The following diagram shows the stop release procedure:




Figure: The stop release state machine

Before the STOP instruction is executed, the following operations must be completed:

- Set the stop release conditions by the execution of the SRE instruction.
- Set the halt release conditions corresponding to the stop release conditions, if needed.
- Set the interrupt conditions corresponding to the stop release conditions, if needed.

When stop mode is released by an interrupt request, TM8726 will enter the halt mode immediately. Once the interrupt is accepted, the halt mode will be released and then enters the interrupt service routine. The MCU will return to the stop mode again by executing the RTS instruction after the interrupt service is completed.

Once the MCU is released from the stop release, the execution of the MSB, MSC or the MCX instruction can test the halt release signals and the execution of the PLC instruction can reset the halt release signals. If the stop instruction is executed in the state that the stop release signal (SRF) is delivered, the CPU will not enter stop mode, but enter the halt mode. When stop mode is released and an interrupt is accepted, the halt release signal (HRF) is reset automatically.



2.18 BACK UP FUNCTION

TM8726 provides a back up mode to avoid system malfunctioning under heavy loading, such as active buzzer, LED lighting, etc..., since heavy loading will cause a large voltage drop in the supply voltage, the system will malfunction under this condition.

In back up mode, the 32.768 KHz Crystal oscillator will increase the driving ability and switch the internal power (BAK pin) from VDD1 to VDD2 (Li power option only). Under this condition, all the functions in TM8726 will work under VDD2 voltage level. It will improve the power noise immunity of TM8726 but it also increases the power consumption.

If it is not in back up mode, the 32.768 KHz Crystal oscillator operates with a normal driving ability and the internal power (BAK pin) switches from VDD2 to VDD1 when BCF flag is cleared. In this condition, only peripheral circuitry operates under VDD2 voltage level; the other functions will operate under VDD1 voltage level. It is necessary to connect a 0.1 uf capacitor between BAK and GND pins to regulate the internal power voltage.

Exit the back up mode anytime if it is not needed and reset the BCF flag to 0 in order to reduce the current consumption for low power applications.

The back up flag (BCF) indicates the status of the back up function. When setting the BCF flag to 1, the MCU will enter backup mode. The BCF flag can be set or reset by executing the SF or RF instructions respectively.

"In order to shorten the start-up time of the 32.768 KHz Crystal oscillator, TM8726 sets the BCF to 1 during the initial reset cycle and reset BCF to 0 by executing the RF 2 instruction in Ag and Li power mode options. In EXT-V power mode option, BCF is reset to 0 by the default setting and set BCF to 1 by executing the SF 2 instruction during normal operation."

The back up function performs differently with different power mode options, as shown in the following table.

TM8726 status BCF flag status BCF = 1 (hardware controlled) Initial reset cycle BCF = 1 (hardware controlled) After initial reset cycle Executing SF 2h instruction BCF = 1Executing RF 2h instruction BCF = 0HALT mode Previous state STOP mode BCF = 1 (hardware controlled)

1.5V battery mode:

TM8726 status	BCF = 0	BCF = 1
32.768 KHz Crystal Oscillator	Small driver	Large driver
Voltage on BAK pin	VDD1	VDD1
Internal operating voltage	VDD1	VDD1



3V battery or higher mode:

TM8726 status	BCF flag status
Initial reset cycle	BCF = 1 (hardware controlled)
After initial reset cycle	BCF = 1 (hardware controlled)
Executing SF 2h instruction	BCF = 1
Executing RF 2h instruction	BCF = 0
HALT mode	Previous state
STOP mode	BCF = 1 (hardware controlled)

	BCF = 0	BCF = 1
32.768 KHz Crystal Oscillator	Small driver	Large driver
Voltage on BAK pin	VDD1	VDD2
Internal operating voltage	VDD1	VDD2

Ext-V power mode:

TM8726 status	BCF flag status
Initial reset cycle	BCF = 0 (hardware controlled)
After initial reset cycle	BCF = 0 (hardware controlled)
Executing SF 2h instruction	BCF = 1
Executing RF 2h instruction	BCF = 0
HALT mode	Previous state
STOP mode	BCF = 1 (hardware controlled)

	BCF = 0	BCF = 1
32.768 KHz Crystal Oscillator	Large driver	Large driver
Voltage on BAK pin	VDD2	VDD2
Internal operating voltage	VDD2	VDD2

Note: For power saving reasons, it is recommended to reset the BCF flag to 0 when back up mode is not used.



3. Control Function

3.1 INTERRUPT FUNCTION

There are 7 different kinds of interrupt: 3 external interrupts and 4 internal interrupts. When an interrupt is accepted, the program in execution is suspended temporarily and the corresponding interrupt service routine specified by a pre-determined address in the program memory (ROM) will be called.

The following table shows the flag and service of each interrupt:


Interrupt source	INT pin	IOC or IOD port	TMR1 underflow	Pre-divider overflow	TMR2 underflow	Key matrix Scanning	RFC counter overflow
Interrupt vector	010H	014H	018H	01CH	020H	024H	028H
Interrupt enable flag	IEF2	IEF0	IEF1	IEF3	IEF4	IEF5	IEF6
Interrupt priority	6^{th}	$5^{\rm th}$	2^{nd}	1^{st}	3 rd	7 th	4^{th}
Interrupt request flag	Interrupt 2	Interrupt 0	Interrupt 1	Interrupt 3	Interrupt 4	Interrupt 5	Interrupt 6


Table 3-1-1 Interrupt information

61



The following figure shows the Interrupt Control Circuit





3.1.1 INTERRUPT REQUEST AND SERVICE ADDRESS

3.1.1.1 External interrupt factor

The external interrupts are generated by the INT pin, the IOC or IOD ports, or Key-matrix scanning function.

1. External INT pin interrupt request

In the mask option, a rising edge or falling edge of the signal on the INT pin can be selected for generating an interrupt. If the interrupt enable flag 2 (IEF2) is set beforehand and a signal change on the INT pin matches the mask option, it will generate a HRF2, the interrupt 2. Once the interrupt request is accepted and the instruction at address10H will be executed automatically. It is necessary to hold the signal level for at least 1 machine cycle after the signal edge changes.

2. I/O port IOC (IOD) interrupt request.

An interrupt request signal (HRF0) will be generated when an input signal changes on the I/O port IOC (IOD) matches what is specified by the SCA instruction. In this case, if the interrupt enable flag 0 (IEF0) is set to 1, interrupt 0 is accepted and the instruction at address 14H will be executed automatically.

3. Key matrix Scanning interrupt request. An interrupt request signal (HRF5) will be generated when an input signal is generated in the scanning interval. If the interrupt enable flag 5 (IEF5) is set to 1 and interrupt 5 is accepted, the instruction at address 24H will be executed automatically.

3.1.1.2 Internal interrupt factor

The internal interrupts are generated by Timer 1 (TMR1), Timer 2 (TMR2), RFC counter and the predivider.

1. Timer1/2 (TMR1/2) interrupt request

An interrupt request signal (HRF1/4) is generated when Timer1/2 (TMR1/2) underflows. In this case, if the interrupt enable flag 1/4 (IEF1/4) is set beforehand and interrupt 1/4 is accepted, the instruction at address 18H/20H will be executed automatically.

2. Pre-divider interrupt request

An interrupt request signal (HRF3) is generated when the pre-divider overflows. In this case, if the interrupt enable flag3 (IEF3) is set beforehand and interrupt 3 is accepted, the instruction at address 1CH will be executed automatically.

3. The 16-bit counter of RFC (CX pin control mode) interrupt request An interrupt request signal (HRF6) is generated when the control signal applied on the CX pin is inactive and the 16-bit counter stops to operate. In this case, if the interrupt enable flag6 (IEF6) is set beforehand and interrupt 6 is accepted, the instruction at address 28H will be executed automatically.

3.1.2 INTERRUPT PRIORITY

If all interrupt requests are requested simultaneously and all interrupts are enabled beforehand, the predivider interrupt is given the highest priority and other interrupts are put on hold. When the interrupt service routine is initiated, all of the interrupt enable flags (IEF0 ~ IEF6) are cleared and they can be set by executing the SIE instruction again. Refer to Table 3-1-1.



Example:

; Assuming all interrupts are requested simultaneously and all interrupts are enabled

; beforehand, all the IOC port pins have been defined as input mode.

PLC SCA SIE*	7Fh 10h 7Fh	; clear all of the HRF flags ; enable the interrupt request of IOC ; enable all interrupt requests
;		; all interrupts are requested simultaneously.
;An int	errupt caused by	the predivider overflow occurs, and the interrupt service is concluded.
SIE*	77h	; enable the interrupt request (except the predivider).
		; an interrupt caused by TM1 underflow occurs, and interrupt ; service is concluded.
SIE*	75h	; enable the interrupt request (except the predivider and TMR1).
		; an interrupt caused by TM2 underflow occurs, and interrupt ; service is concluded.
SIE*	65h	; enable the interrupt request(except the predivider, TMR1 ; and TMR2).
		; an interrupt caused by RFC counter overflow occurs, and ; interrupt service is concluded.
SIE*	25h	; enable the interrupt request (except the predivider, TMR1, ; TMR2, and the RFC counter).
		; an interrupt is caused by IOC port, and interrupt service is ; concluded.
SIE*	24h	; enable the interrupt request (except the predivider, TMR1, ; TMR2, RFC counter, and IOC port)
		; an interrupt is caused by the INT pin, and interrupt service is ; concluded.
SIE*	20h	; enable the interrupt request (except the predivider, TMR1, ; TMR2, RFC counter, IOC port, and INT)
		; an interrupt is caused by Key matrix Scanning, and interrupt ; service is concluded. ; All interrupt requests have been processed.





3.1.3 INTERRUPT SERVICING

When an interrupt is enabled, the program in execution is suspended and the instruction at the interrupt service address is executed automatically (Refer to Table 3-1-1). In this case, the CPU performs the following services automatically.

- (1) The value of the program counter (PC) right before the interrupt service begins is saved on the stack register (STACK).
- (2) The corresponding interrupt service routine address is loaded in the program counter (PC). The interrupt request flag corresponding to the accepted interrupt is reset and all other interrupt enable flags are also cleared.

When an interrupt occurs, the TM8726 will follow the procedure below:

Instruction 1	; An interrupt is accepted by the MCU.
NOP	; Store the address of Instruction 1 into the STACK,
	; the current program is suspended and insert a NOP instruction cycle.
Instruction A	; The program jumps to the interrupt service routine.
Instruction B	
Instruction C	
RTS	; Finish the interrupt service routine
Instruction 1*	; Re-execute the instruction 1, which is interrupted.
Instruction 2	

Note: If instruction 1 is the "halt" instruction, the MCU will return to "halt" mode after interrupt.

When an interrupt is accepted, all interrupt enable flags are reset to 0 and the corresponding HRF flag will be cleared; the interrupt enable flags (IEF) can be set again in the interrupt service routine if required.






3.2 **RESET FUNCTION**

TM8726 provides four kinds of reset functions: power-on reset, RESET pin reset, IOC port reset and watchdog timer reset.

When a reset signal is accepted, TM8726 will generate a time period for the initial reset cycle. There are two types of initial reset cycle times can be selected in mask option. One is PH15/2 and the other is PH12/2.



Initial reset cycle time is PH15/2

MASK OPTION table:

Mask Option name	Selected item
RESET TIME	(1) PH15/2

In this option, the reset cycle time will last for 16384 clocks.

Initial reset cycle time is PH12/2

MASK OPTION table:

Mask Option name	Selected item
RESET TIME	(2) PH12/2

In this option, the reset cycle time will last for 2048 clocks.

3.2.1 POWER-ON RESET

TM8726 provides a power-on reset function. If the power (VDD) is turned on or the power supply drops below 0.6V, it will generate a power-on reset signal.

The power-on reset function can be disabled in mask option.

MASK OPTION table:

Mask Option name	Selected item
POWER ON RESET	(1) USE
POWER ON RESET	(2) NO USE

Note: It is recommended to connect a capacitor between VDD and GND in order to get the better performance of power-on reset function.



3.2.2 RESET PIN RESET

When "H" level is applied to the reset pin, a reset signal will be generated. There is a built-in pull down resistor on this pin.

There are two types of reset mode can be set for the RESET pin in mask option. One is level reset and the other is pulse reset.

It is recommended to connect a capacitor (0.1 uf) between the RESET pin and the VDD. This connection can prevent signal bounce on the RESET pin.

3.2.2.1 Level Reset

Once an "H" signal is applied on the RESET pin, TM8726 will not enter the initial reset cycle until the signal on the RESET pin is return to "0". Once the signal applied on the reset pin returns to 0, TM8726 launches the initial reset cycle immediately.

MASK OPTION table:

Mask Option name	Selected item
RESET PIN TYPE	(1) LEVEL

3.2.2.2 Pulse Reset

Once an "H" signal is applied on the RESET pin, TM8726 will be released from the reset state and start normal operation automatically after the internal reset cycle, no matter whether the signal on the RESET pin is returned to "0" or not.

MASK OPTION table:

Mask Option name	Selected item			
RESET PIN TYPE	(2) PULSE			





Program counter	(PC)	Address 000H		
Start condition flags 1 to 7	(SCF1-7)	0		
Backup flag	(BCF)	1 (Ag, Li version) 0 (EXTV version)		
Stop release enable flags 4,5,7	(SRF3,4,5,7)	0		
Switch enable flags 4	(SEF3,4)	0		
Halt release request flag	(HRF 0~6)	0		
Halt release enable flags 1 to 3	(HEF1-6)	0		
Interrupt enable flags 0 to 3	(IEF0-6)	0		
Alarm output	(ALARM)	DC 0		
Pull-down flags in I/OC, I/OD port		1 (with pull-down resistor)		
Input/output ports I/OA, I/OB, I/OC, I/OD	(PORT I/OA, I/OB, I/OC, I/OD)	Input mode		
I/OC, I/OD port chattering clock	Cch	PH10*		
EL panel driver pumping clock source and duty cycle	Celp	PH0, duty cycle is 1/4		
EL panel driver clearing clock source and duty cycle	Celc	PH8, duty cycle is 1/4		
Frequency generator clock source and duty cycle	Cfq	PH0, duty cycle is 1/4, output is inactive		
Resistor frequency converter	(RFC)	Inactive, RR/RT/RH output 0		
LCD driver output		All lighted (mask option)*		
Timer 1/2		Inactive		
Watchdog timer	(WDT)	Reset mode, $WDF = 0$		
Clock source	(BCLK)	XT clock (slow speed clock in dual clock option)		

The following table shows the initial conditions of TM8726 in reset cycle.

Notes: 1. PH3: the 3rd output of the predivider

- 2. PH10: the 10th output of predivider
- 3. All the LCD segment pins can be set to output all-ON or all-OFF signals during reset cycle in mask option

3.2.3 IOC Port/Key Matrix RESET

The key reset function can be selected in mask option. When the IOC port or the key matrix scanning input (KI1~4) is actived and the the '0' signal is applied to all the input pins, a reset signal is delivered (The key-matrix scanning function will not deliver the reset signal until the the scanning clock signal arrive).

MASK OPTION table:

IOC or KI pins are used as key reset:

Mask Option name	Selected item
IOC1/KI1 FOR KEY RESET	(1) USE
IOC2/KI2 FOR KEY RESET	(1) USE
IOC3/KI3 FOR KEY RESET	(1) USE
IOC4/KI4 FOR KEY RESET	(1) USE






IOC or KI pins are not used as key reset:

Mask Option name	Selected item			
IOC1/KI1 FOR KEY RESET	(2) NO USE			
IOC2/KI2 FOR KEY RESET	(2) NO USE			
IOC3/KI3 FOR KEY RESET	(2) NO USE			
IOC4/KI4 FOR KEY RESET	(2) NO USE			

The following figure shows the key reset diagram.




3.2.4 WATCHDOG TIMER RESET

The watchdog timer is used to detect unexpected execution sequences caused by run-away software. The watchdog timer consists of a 9-bit binary counter. The clock source of watchdog timer comes from the 10th stage output of the pre-divider.

When the watchdog timer overflows, it will generate a reset signal to reset TM8726. Most of the functions in TM8726 will be re-initiated except for the watchdog timer itself (which is still active); the WDF flag will not be affected and PH0 \sim PH10 of the pre-divider will not be reset.



The following figure shows the watchdog timer diagram.



During initial reset (power on reset [POR] or reset pin reset), the timer is inactive and the watchdog flag (WDF) is reset. The Instruction SF 10h will enable the watchdog timer and set the watchdog flag (WDF) to 1. At the same time, the content of the watchdog timer will be cleared. Once the watchdog timer is enabled, the watchdog timer will pause when the program enters the halt or the stop mode. When the TM8726 wakes up from the halt or the stop mode, the timer operates continuously. It is recommended to execute a SF 10h instruction before the program enters the halt or the stop mode. This will keep the MCU away from the unexpected reset when it is released from halt or stop mode.

Once the watchdog timer is enabled, the program must execute the SF 10h instruction to clear the watchdog timer periodically; it will prevent the watchdog timer from overflow.

The overflow time interval of the watchdog timer is selected in mask option:

MASK OPTION table:

Mask Option name	Selected item
WATCHDOG TIMER OVERFLOW TIME INTERVAL	(1) 8 x PH10
WATCHDOG TIMER OVERFLOW TIME INTERVAL	(2) 64 x PH10
WATCHDOG TIMER OVERFLOW TIME INTERVAL	(3) 512 x PH10

<u>Note</u>: the timer overflow time interval is about 16 seconds when PH0 = 32.768 KHz






3.3 CLOCK GENERATOR

3.3.1 FREQUENCY GENERATOR

The Frequency Generator is a versatile programmable divider which is capable of outputting a clock signal with wide frequency range and different duty cycles. The output of the frequency generator can be the clock source for the alarm function, timer1, timer2 and 16-bit counter of RFC.

The following shows the diagram of the frequency generator.



Executing the SCC instruction can select the clock source for the frequency generator. Executing the FRQ related instructions can set the output frequency and duty cycle of frequency generator.

The FRQ related instructions <u>preset</u> a scaling data N for the programming divider and a data D for setting the duty cycle, and then the frequency generator starts to output the clock signals with the following formula:

FREQ=(clock source) / ((N+1) * X) Hz. (X=1,2,3,4 for 1/1,1/2,1/3,1/4 duty)

The scaling data N is preset by the content of data memory and the accumulator (AC), the table ROM data or the operand data specified in the FRQX instruction. The following table shows the bit pattern of the combination.

	The bit pattern of preset letter N							
Programming divider	bit7	Bit6	bit 5	bit 4	bit 3	Bit 2	bit 1	bit 0
FRQ D,Rx	AC3	C2	AC1	AC0	Rx3	Rx2	Rx1	Rx0
FRQ D,@HL	T7	T6	T5	T4	T3	T2	T1	T0
FRQX D,X	X7	X6	X5	X4	X3	X2	X1	X0

The following table shows the bit pattern of the preset scaling data N


Notes: 1. T0 ~ T7 represents the data of table ROM. 2. X0 ~ X7 represents the data specified in operand X.

The following table shows the bit pattern of the preset data D

Preset	data D	Duty Cyclo	
D1	D0	Duty Cycle	
0	0	1/4 duty	
0	1	1/3 duty	
1	0	1/2 duty	
1	1	1/1 duty	



The following diagram shows the output waveform for different duty cycles.



3.3.2 Melody APPLICATION


The frequency generator may generate specified frequencies to compose melody music and the note table for those specified frequenies is shown below:

- 1. The clock source is PH0, i.e. 32,768 Hz
- 2. The duty cycle is 1/2 Duty (D=2)
- 3. "FREQ" is the output frequency
- 4. "ideal" is the ideal tone frequency
- 5. "%" is the frequency deviation

Tone	Ν	FREQ	Ideal	%	Tone	Ν	FREQ	Ideal	%
C2	249	65.5360	65.4064	0.19	C4	62	260.063	261.626	-0.60
#C2	235	69.4237	69.2957	0.18	#C4	58	277.695	277.183	0.18
D2	222	73.4709	73.4162	0.07	D4	55	292.571	293.665	-0.37
#D2	210	77.6493	77.7817	-0.17	#D4	52	309.132	311.127	-0.64
E2	198	82.3317	82.4069	-0.09	E4	49	327.680	329.628	-0.59
F2	187	87.1489	87.3071	-0.18	F4	46	348.596	349.228	-0.18
#F2	176	92.5650	92.4986	0.07	#F4	43	372.364	369.994	0.64
G2	166	98.1078	97.9989	0.11	G4	41	390.095	391.995	-0.48
#G2	157	103.696	103.826	-0.13	#G4	38	420.103	415.305	1.16
A2	148	109.960	110.000	-0.04	A4	36	442.811	440.000	0.64
#A2	140	116.199	116.541	-0.29	#A4	34	468.114	466.164	0.42
B2	132	123.188	123.471	-0.23	B4	32	496.485	493.883	0.53
C3	124	131.072	130.813	0.20	C5	30	528.516	523.251	1.01
#C3	117	138.847	138.591	0.19	#C5	29	546.133	554.365	-1.48
D3	111	146.286	146.832	-0.37	D5	27	585.143	587.330	-0.37
#D3	104	156.038	155.563	0.31	#D5	25	630.154	622.254	1.27
E3	98	165.495	164.814	0.41	E5	24	655.360	659.255	-0.59
F3	93	174.298	174.614	-0.18	F5	22	712.348	698.456	1.99
#F3	88	184.090	184.997	-0.49	#F5	21	744.727	739.989	0.64
G3	83	195.048	195.998	-0.48	G5	20	780.190	783.991	-0.48
#G3	78	207.392	207.652	-0.13	#G5	19	819.200	830.609	-1.37
A3	73	221.405	220.000	0.64	A5	18	862.316	880.000	-2.01
#A3	69	234.057	233.082	0.42	#A5	17	910.222	932.328	-2.37
B3	65	248.242	246.942	0.53	B5	16	963.765	987.767	-2.43

The following table shows the note table for melody application

72



Note:

- 1. The above variation does not include X'tal variation.
- 2. If PH0 = 65536 Hz, C3 B5 may have more accurate frequency.

For the melody application, the output signal of frequency generator has to be conveyed to the buzzer output (BZB, BZ) in order to accomplish the whole function. For more detail information about Buzzer output function, refer to section 3-4.

3.3.3 Halver/Doubler/Tripler

The halver/doubler/tripler circuitry generates the necessary bias voltage for LCD driver, this circuitry consists of a combination of PH2, PH3, PH4, PH5. When using Li battery power supply, halver circuitry generates a 1/2 VDD voltage for suppling the MCU's functions which is not related to the input/output operation.

3.3.4 Alternating clock for LCD driver


The alternating clock is the basic clock for LCD driver. Both COM and SEG pins shall change their output waveforms according to the alternating clock.


3.4 BUZZER OUTPUT PINS

TM8726 provides a pair of buzzer output pins known as BZB and BZ, which are pin-shared with I/O pins, IOB3 and IOB4, and can be configured in mask option respectively. BZB and BZ pins are versatile output pins with complementary output polarity. When the buzzer output function combined with the clock source comes from the frequency generator, it can generate a melody, a sound effect or the carrier output for the remote controller.

MASK OPTION table:

Mask Option name	Selected item
SEG30/IOB3/BZB	(3) BZB
SEG31/IOB4/BZ	(3) BZ







3.4.1 SOUND EFFECT APPLICATION

The buzzer output pins (BZ, BZB) are suitable for driving the buzzer through a transistor with one output pin or driving the buzzer with both BZ and BZB pins directly. It is capable of outputting a modulation waveform of any combination of the frequency generator's output signal, PH3 (1024 Hz), PH4 (2048 Hz), PH5 (1024 Hz) as the carrier, and with the envelope waveform of any combination of the following frequencies: 32 Hz (PH10), 16 Hz (PH11), 8 Hz (PH12), 4 Hz (PH13), 2 Hz (PH14), 1 Hz (PH15). Execute the ALM instruction to specify the frequency combination for the output waveform.

Note:


- 1. The higher frequency clock source should be only one of PH3, PH4, PH5 or FREQ, and the lower frequency may be any/all of the combinations from any/all of PH10 ~ PH15.
- 2. The frequency in parentheses corresponding to the input clock of the pre-divider (PH0) is 32768 Hz.
- 3. The BZ and BZB pins will output DC0 after the initial reset cycle.

Example:

Buzzer output generates a waveform with 1 KHz carrier and (PH15 + PH14) envelope.

LDS 20h, 0Ah ALM 70h ; Output the waveform.

In this example, the BZ and BZB pins will generate the waveform as shown in the following figure:



3.4.2 REMOTE CONTROLLER APPLICATION

If the buzzer output combines with the timer and the frequency generator, the output signals on the BZ pin may produce the waveform for the IR remote controller. For the usage of remote controller, the



preset scaling data N of the frequency generator must be greater than or equal to 3, and the ALM instruction must be executed immediately after the FRQ related instructions in order to deliver the FREQ signal to the BZ pin.

Example:

SHE	1	; Enable timer 1 halt release enable flag.
TMSX	3Fh	; Set initial value of Timer 1 to 3Fh and the clock source to PH9.
SCC	40h	; Set the clock source of the frequency generator to BCLK.
FRQX	2, 3	; FREQ = BCLK / (4*2), preset scaling data of the frequency
		; generator to 3 and duty cycle to $1/2$.
ALM	1C0h	; FREQ signal is outputted. This instruction must be executed
		; after the FRQ related instructions.
HALT		; Waiting for the halt release (Timer 1 underflows).
		; Halt released.
ALM	0	; Stop the buzzer output.

3.5 INPUT/OUTPUT PORTS

Four I/O ports are available in TM8726: IOA, IOB, IOC and IOD. Each I/O port has the same basic function and consists of 4 bits.

When the I/O pins are defined as non-IO functions in mask option, the input/output function of the pins will be disabled.

3.5.1 IOA PORT

IOA1 ~ IOA4 pins are MUX with CX/SEG24, RR/SEG25, RT/SEG26 and RH/SEG27 pins respectively as defined in mask option.

MASK OPTION table:

Mask Option name	Selected item
SEG24/IOA1/CX	(2) IOA1
SEG25/IOA2/RR	(2) IOA2
SEG26/IOA3/RT	(2) IOA3
SEG27/IOA4/RH	(2) IOA4

The default setting of IOA port is input mode in initial reset cycle, each bit of the port can be defined as input mode or output mode respectly by executing a SPA instruction. Executing an OPA instruction can output the content of the specified data memory to the pins which have been defined as output mode.

Executing an IPA instruction can store the I/O pins' signal into the specified data memory locations. When the IO pins are defined as output mode, executing an IPA instruction will store the content of the latch of the output pin into the specified data memory location.




Before executing the SPA instruction to set the I/O pins to output mode, the OPA instruction must be executed to output the data to those output latches beforehand. This will prevent the chattering signal on the I/O pin when the I/O mode changes.

The IOA port has a built-in pull-low resistor which can be selected in mask option and be enabled / disabled by executing a SPA instruction.

Pull-low function option

Mask Option name	Selected item
IOA PULL LOW RESISTOR	(1) USE
IOA PULL LOW RESISTOR	(2) NO USE



This figure shows the diagram of IOA port.

<u>Note:</u> The pins in input mode should not be floating, otherwise, a large current (straight-through current) flows to the input buffer.



3.5.1.1 Pseudo Serial Output


The IOA port may operate as a pseudo serial output port by executing an OPAS instruction. The IOA port must be defined as output mode before executing an OPAS instruction.

- 1. BIT0 and BIT1 of the port deliver RAM data.
- 2. BIT2 of the port delivers the constant data (D) in operand.
- 3. BIT3 of the port delivers a pulse.

Shown below is a sample program using the OPAS instruction to perform a serial output function.

(1)	LDS	0AH, 0	
(2)	OPA	0AH	
	SPA	0FH	
	:		
	:		
	LDS	1,5	
(3)	OPAS	1,1	;Bit 0 output, enable the serial output function
(4)	SR0	1	;Shift bit 1 to bit 0
(5)	OPAS	1,1	;Bit 1 output
(6)	SR0	1	;Shift bit2 to bit 0
(7)	OPAS	1,1	;Bit 2 output
(8)	SR0	1	;Shift bit 3 to bit 0
(9)	OPAS	1,1	;Bit 3 output
	:		
	:		
(10)) OPAS	1,1	;Output the Last bit data
(11)) OPAS	1,0	;Inactive the serial output function

The above program is illustrated by the timing chart below:



If the IOA1 pin is defined as the CX pin for the RFC function and the other pins (IOA2 ~ IOA3) are used as normal IO pins in mask option, the IOA1 function must be set as output mode in the begining of



program to prevent the signal change on the CX pin getting into the IOA1 function within input mode. On the other hand, the IOA1 function cannot change the output signal within output mode because the output signal of IOA1 function will affect the counting of RFC counter through the CX pin when the RFC function is enabled.


3.5.2 IOB PORT

IOB1~IOB4 pins are MUXed with ELC/SEG28, ELP/SEG29, BZB/SEG30 and BZ/SEG31 pins respectively as defined in mask option.

MASK OPTION table:

Mask Option name	Selected item
SEG28/IOB1/ELC	(2) IOB1
SEG29/IOB2/ELP	(2) IOB2
SEG30/IOB3/BZB	(2) IOB3
SEG31/IOB4/BZ	(2) IOB4

The following figure shows the organization of IOB port.





<u>Note:</u> The pins in the input mode should not be in floating, or a large current (straight-through current) will flow into the input buffer.

The default setting of the IOB port is input mode in the initial reset cycle, each bit of the port can be defined as input mode or output mode respectively by executing a SPB instruction. Executing an OPB instruction can output the content of specified data memory to those pins which have been defined as output mode.

Executing an IPB instruction can store the IO pins' signals into the specified data memory. When the IO pins are defined as output mode, executing an IPB instruction will store the content that stored in the output latch into the specified data memory.

Before changing the I/O pins to output mode, the OPB instruction must be executed first to output the data to those output latches. It will prevent the chattering signal on the I/O pin when changing the I/O mode.

IOB port has a built-in pull-low resistor which can be selected in mask option and can be enabled/disabled by executing a SPB instruction.

Pull-low function option

Mask Option name	Selected item
IOB PULL LOW RESISTOR	(1) USE
IOB PULL LOW RESISTOR	(2) NO USE

3.5.3 IOC PORT

IOC1~IOC4 pins are MUXed with KI1/SEG32, KI2/SEG33, KI3/SEG34 and KI4/SEG35 pins respectively as defined in mask option.

MASK OPTION table:

Mask Option name	Selected item
SEG32/IOC1/KI1	(2) IOC1
SEG33/IOC2/KI2	(2) IOC2
SEG34/IOC3/KI3	(2) IOC3
SEG35/IOC4/KI4	(2) IOC4

The default setting of IOC port is input mode in the initial reset cycle, each bit of the port can be defined as input mode or output mode respectly by executing a SPC instruction. Executing an OPC instruction can output the content of specified data memory to the pins which had been defined as output mode.

Executing an IPC instruction can store the IO pins' signals into the specified data memory. When the IO pins are defined as output mode, executing an IPC instruction will store the content that stored in the output latch into the specified data memory.

Before changing the I/O pins to output mode, the OPC instruction must be executed first to output the data to those output latches. It will prevent the chattering signal on the I/O pin when changing the I/O mode.




IOC port has a built-in pull-low resistor which can be selected in mask option and can be enabled/disabled by executing a SPC instruction.

The IOC port can select the pull-low device or low-level hold device for each pin in mask option and can be enabled/disabled by the software program. When the pull-low device and the low-level hold device are both enabled in mask option, a reset will enable the pull-low device and disable the low-level hold device. Executing the SPC 10h instruction can also enable the pull-low device and disable the low-level hold device. Executing the SPC 0h instruction will disable the pull-low device and enable the low-level hold device.

Once an IOC pin is defined as the output mode, both the pull-low resistor and the low-level hold device will be disabled.





This figure shows the diagram of the IOC port.



<u>Note:</u> The pins in input mode should not be in floating, or a large current (straight-through current) will flow into the input buffer when both the pull low device and the L-level hold device are disabled.

MASK OPTION table :

Pull-low function option

Mask Option name	Selected item
IOC PULL LOW RESISTOR	(1) USE
IOC PULL LOW RESISTOR	(2) NO USE

The low-level-hold device can not be selected individually in mask option without the pull-low resistor.


The Low-level-hold function option

Mask Option name	Selected item
C PORT LOW LEVEL HOLD	(1) USE
C PORT LOW LEVEL HOLD	(2) NO USE

3.5.3.1 Chattering Prevention Function and Halt Release

The port IOC is capable of preventing the chattering signals (bounce) applied on IOC1 to IOC4 pins. The de-bounce time can be selected as PH10 (32 ms), PH8 (8 ms) or PH6 (2 ms) by executing a SCC instruction. The default selection is PH10 after the reset cycle. The following figure shows the organization of chattering prevention circuitry.

Note: The default prevention clock is PH10



The chattering prevention function will be invoked when the signal on the applicable pin (e.g. IOC1) changes from "L" level to "H" level or from "H" level to "L" level and the remaining pins (e.g. IOC2 to IOC4) are held at "L" level.

When the signal changes on the IOC port pins in input mode specified by the SCA instruction and stays in that state for at least two chattering clock (PH6, PH8, PH10) cycles, the control circuit that operates

upon the input pins will transmit a halt release request signal (SCF1). At that time, the chattering prevention clock will stop due to the transmission of SCF1. SCF1 will be reset to 0 by executing a SCA instruction and the chattering prevention clock will be enabled at the same time. If SCF1 has been set to 1, a halt release request flag 0 (HRF0) will be generated. In this case, if the interrupt enable flag (IEF0) of the port IOC is set, the interrupt will be accepted.

Since the IOC port is not available to hold the information of the signal on the input pins of IOC1 to IOC4, the input data on the port IOC should be read into the RAM immediately after the halt mode is released.

3.5.4 IOD PORT

IOD1~IOD4 pins are MUXed with SEG36, SEG37, SEG38 and SEG39 pins respectively in mask option.

MASK OPTION table:

Mask Option name	Selected item
SEG36/IOD1	(2) IOD1
SEG37/IOD2	(2) IOD2
SEG38/IOD3	(2) IOD3
SEG39/IOD4	(2) IOD4

The default setting of IOD port is input mode in the initial reset cycle, each bit of the port can be defined as input mode or output mode respectly by executing a SPD instruction. Executing an OPD instruction can output the content of specified data memory to the pins which had been defined as output mode.

Executing IPD instructions can store the signals applied to the IOD pins into the specified data memory. When the IOD pins are defined as output mode, executing an IPD instruction will store the data that stored in the output latches into the specified data memory.

Before changing the I/O pins to output mode, the OPD instruction must be executed first to output the data to those output latches. It will prevent the chattering signal on the I/O pin when changing the I/O mode.

IOD port has a built in pull-low resistor for each pin which can be selected in mask option and can be enabled or disabled this resistor by executing a SPD instruction.


When the IOD pin is set to the output mode, the pull-low device will be disabled.

MASK OPTION table:

Pull-low function option

Mask Option name	Selected item
IOC PULL LOW RESISTOR	(1) USE
IOC PULL LOW RESISTOR	(2) NO USE






This figure shows the organization of IOD port.

<u>Note:</u> If the input level is in the floating state, a large current (straight-through current) will flow to the input buffer when both the pull low and L-level hold devices are disabled. Therefore, the input level must not be in the floating state



3.5.4.1 Chattering Prevention Function and Halt Release

The port IOD is capable of preventing the chattering signals (bounce) applied on the IOD1 to IOD4 pins. The de-bounce time can be selected as PH10 (32 ms), PH8 (8 ms) or PH6 (2 ms) by executing a SCC instruction. The default selection is PH10 after the reset cycle. The following figure shows the organization of chattering prevention circuitry.



Note: The default prevention clock is PH10

This figure shows the organization of chattering prevention circuitry.

The chattering prevention function will be invoked when the signal on the applicable pin (e.g. IOD1) changes from "L" level to "H" level or from "H" level to "L" level and the remaining pins (e.g. IOD2 to IOD4) are held at "L" level.

When the signal changes on the IOD port pins in input mode specified by the SCA instruction and stays in the state for at least two chattering clock (PH6, PH8, and PH10) cycles, the control circuit that operates upon the input pins will transmit the halt release request signal (SCF3). At that time, the chattering prevention clock will stop due to the transmission of SCF3. The SCF3 can be reset to 0 by executing a SCA instruction and the chattering prevention clock will be enabled at the same time. If the SCF3 has been set to 1, the halt release request flag 0 (HRF0) will be generated. In this case, if the interrupt enable mode (IEF0) of the port IOD is set, the interrupt will be accepted.

Since no flip-flop is available to hold the information of the signal on the input pins of IOD1 to IOD4, the input data on the port IOD should be stored into the RAM immediately after the halt mode is released.

3.6 EL PANEL DRIVER

TM8726 provides an EL panel driver for the backlight of the LCD panel. The circuitry can output up to AC 150V or above to drive the EL panel and only needs few external components. The pumping voltage level is determined by the pumping frequencies, duty cycle and ON/OFF frequency.

The ELC and ELP output are MUXed with IOB1/SEG28 and IOB2/SEG29, and can be selected by mask option.




MASK OPTION table:


Mask Option name	Selected item
SEG28/IOB1/ELC	(3) ELC
SEG29/IOB2/ELP	(3) ELP

The ELP pin will output the pumping clocks and the ELC pin will output the discharging pulses. The ELpanel driver will not operate until the SF 4h instruction is executed. When the ELC pin outputs the discharging pulses the pumping clock on the ELP pin will be inhibited. This will insure that there is no residual voltage that may cause damage while the first pumping clock is applied.

When executing the RF 4h instruction to inactivate the EL-panel driver, the ELC pin will output a pulse to discharge the EL- panel after the last pumping clock is delivered to the ELP pin.



This figure shows the application circuit of EL- panel.



This figure shows the output waveform of EL- panel driver

The ELP and ELC pin's pumping clock frequency, discharge clock frequency and duty cycle can be set by executing an ELC instruction

(X8, X7, X6)	Pumping clock frequency	(X9, X5, X4)	Duty cycle
000	PH0	100	3/4 duty
100	BCLK	101	2/3 duty
101	BCLK/2	X10	1/2 duty
110	BCLK/4	X11	1/1 duty (original)
111	BCLK/8	001	1/3 duty
		000	1/4 duty

Note: "X" represents don't care.



For ELC setting:


(X3,X2)	Discharge pulse frequency	(X1,X0)	Duty cycle
00	PH8	00	1/4 duty
01	PH7	01	1/3 duty
10	PH6	10	1/2 duty
11	PH5	11	1/1 duty

The default setting after the initial reset is:

ELP: PH0 clock of the pre-divider and 1/4 duty cycle

ELC: PH8 clock of the pre-divider and 1/4 duty cycle

The timing of the duty cycle is shown below:



Example:

ELC	110h	; ELP outputs a BCLK pumping clock with 1/3 duty cycle ; and ELC outputs a PH8 discharging pulse with 1/4 duty cycle.
SF	4h	; Enable the EL-light driver .
RF	4h	; Disable the EL-light driver.

3.7 EXTERNAL INT PIN

There are three kinds of input type can be selected in mask option for the INT pin: pull-up, pull-down, and high impedance. A signal change (either rising edge or falling edge in mask option) will set the halt release request flag 2 (HRF2). In this case, if the halt release enable flag (HEF2) is set, the start condition flag 2 will be set and a corresponding signal is delivered. If the INT pin interrupt enable flag (IEF2) is set, the interrupt will be accepted.


MASK OPTION table:

For internal resistor type:

Mask Option name	Selected item
INT PIN INTERNAL RESISTOR	(1) PULL HIGH
INT PIN INTERNAL RESISTOR	(2) PULL LOW
INT PIN INTERNAL RESISTOR	(3) OPEN TYPE



For input triggered type:



This figure shows the INT Pin Configuration

<u>Note:</u> For Ag battery power supply, positive power is connected to VDD1; for anything other than Ag battery power supply, it is connected to VDD2.



3.8 Resistor to Frequency Converter (RFC)

The resistor to frequency converter (RFC) converts a specified resistance to a corresponding frequency. This figure shows the block diagram of RFC.




Figure 2-24 shows the block diagram of RFC.

RFC contains four external pins:

CX: the oscillation Schmmit trigger input pin

RR: the reference resistor output pin

RT: the temperature sensor output pin

RH: the humidity sensor output pin (this pin can also be used with another temperature sensor or left floating)

These CX, RR, RT and RH pins are MUXed with IOA1/SEG37 to IOA4/SEG40 respectively and selected in mask option.

MASK OPTION table:

Mask Option name	Selected item
SEG24/IOA1/CX	(3) CX
SEG25/IOA2/RR	(3) RR
SEG26/IOA3/RT	(3) RT
SEG27/IOA4/RH	(3) RH

3.8.1 RC Oscillation Network

The RFC circuitry can build up to 3 RC oscillation networks by connecting sensors or resistors between CX and one of RR, RT, or RH and CX pins. Only one RC oscillation network can be active at a time. When the oscillation network is built up (by executing SRF 1h, SRF 2h, and SRF 4h instructions to



enable RR, RT, and RH networks, respectively), a clock signal with specified frequency corresponding to the resistance will be generated and counted by the 16-bit counter through the CX pin as the clock source.

How to build up the RC oscillation network:

- 1. Connect the resistor and capacitor on the RR, RT, RH and CX pins. Fig. 2-24 illustrates the connection of these networks.
- 2. Execute SRF 1h, SRF 2h, or SRF 4h instructions to activate the output pins (RR, RT, RH) for the RC networks respectively. The inactive pins will become tri-state output pins.
- 3. Execute SRF 8, SRF 18h or SRF 28h instructions to enable the RC oscillation network and the 16-bit counter. The RC oscillation network will not active until these instructions are executed. The output pin of RC oscillation network (one of the RR, RT, and RH pins) will output an "L" state before this network is activated.

To get a better oscillation clock from the CX pin, activate the output pin for each RC network before the counter is enabled.

There is an extended bit (the 17th bit) for the 16-bit counter. This bit is the overflow flag (RFOVF) which can be checked a by MSD instruction, the 16-bit counter will stop counting when overflow occurs:

Mask Option name	Selected item
RFC OVERFLOW DISABLE COUNTER	(1) USE
RFC OVERFLOW DISABLE COUNTER	(2) NO USE

If "NO USE" is selected, the RFOVF flag is only used as the 17th bit of the counter. There are 3 operation modes for the 16-bit counter. Each mode is described in the following sections:

3.8.2 Enabling/Disabling the Counter by Software

In this mode, the clock source of the 16-bit counter is received from the CX pin and the counter is enabled/disabled by the S/W. When the SRF 8h instruction is executed, the counter will be enabled and will start to count the clocks from the CX pin. The counter will be disabled when the SRF 0 instruction is executed. Executing MRF1 ~ 4 instructions will load the content of the 16-bit counter into the specified data memory and AC.

Each time the 16-bit counter is enabled, the content of the counter will be cleared automatically.

Example:

If you intend to count the number of clock from the CX pin for a time period, you can enable the 16-bit counter by executing a SRF 8 instruction and setting the timer1 to control the time period. The overflow flag (RFOVF) of the 16-bit counter will be checked during the time period. If the overflow flag is not set to 1, read the content of the counter directly; if the overflow flag has been set to 1, the program is required to reduce the time period and repeat the previous procedure again. In the following example, the RR network generates the clock source on CX pin.



			; Timer 1	is used to enable/disable the counter
	LDS	0, 0	; set the T	TMR1 clock source (PH9)
	LDS	1, 3	; initiate 7	TMR1 setting value to 3F
	LDS	2, 0Fh		
	SHE	2	; enable h	alt release by TMR1
	RE_CN	T:		
	LDA	0		
	OR*	1	; combine	e the TMR1 setting value
	TMS	2	; enable t	he TMR1
	SRF	9	; build up	the RR network and enables the counter
	HALT			
	SRF	1	; stop the	counter when TMR1 underflows
	MRF1	10h	; read the	content of the counter
	MRF2	11h		
	MRF3	12h		
	MRF4	13h		
	MSD	20h		
	JB2	CNT1_OF	; check th	ne overflow flag of counter
	JMP	DATA_ACCEI	т	
CNT1				
	DEC*	2	; decreme	ent the TM1 value
	LDS	20h, 0		
	SBC*	1		
	JZ	CHG_CLK_RA	-	change the clock source of TMR1
	PLC	1	;	clear the halt release request flag of TMR1
	JMP	RE_CNT		



3.8.3 Enabling/Disabling the Counter by Timer2

In this mode, the clock source of the 16-bit counter is received from the CX pin and the 16-bit counter is activated by the operation of TMR2. When the counter is enabled by a SRF 18 instruction, the 16-bit counter will not start counting until TMR2 is enabled and the first falling edge of the clock has applied on the clock source of TMR2. When the TMR2 underflow occurs, the 16-bit counter will stop counting immediately.

TMR2 can produce an accurate time period to control the counting of the 16-bit counter. For a detail description of the operation of TMR2, please refer to 2-13.

Each time the 16-bit counter is enabled, the content of the counter will be cleared automatically.




Figure 2-24 The timing of the RFC counter controlled by timer 2

Example:

	; In this example, the RT network is used to to generate the clock source.
SRF 1Ah	; build up the RT network and enables the counter
	; controlled by TM2
SHE 10h	; enable the halt release caused by TM2
TM2X 20h	; set the PH9 as the clock signals for TM2 and the
	; count down value is 20h.
HALT	
PLC 10h	; clear the halt release request flag of TM2
MRF1 10h	; read the content of the counter.
MRF2 11h	
MRF3 12h	
MRF4 13h	





3.8.4 Enabling/Disabling the Counter by CX Signal

This is another usage for the 16-bit counter but it is not related to the RFC function. In the applications described in the previous section, the CX clock is used as the clock source for the 16-bit counter using the S/W or TMR2 to produce a time period to control the counter.

In this mode, however, the 16-bit counter operates differently.

The clock signal on the CX pin turns into the controlled signal to enable/disable the 16-bit counter and the clock source of the 16-bit counter coming from the output of the frequency generator (FREQ).

When the 16-bit counter is enabled, it will count the clock (FREQ) after the first rising edge signal applies to the CX pin. Once the second rising edge applies to the CX pin after the counter is enabled, a halt release request (HRF6) will be delivered and the 16-bit counter stops counting. In this case, if the interrupt enable flag 6 (IEF6) is set, the interrupt will be accepted; and if the halt release enable flag 6 (HEF6) is set, the halt release request signal will be delivered to set the start condition flag 9 (SCF9) in the status register 4 (STS4).

Each time the 16-bit counter is enabled, the content of the counter will be cleared automatically.




Figure 2-25 the timing of the counter controlled by the CX pin

Example:

SCC	Oh	; select the base clock of the frequency generator that comes ; from PH0 (XT clock)
FRQX	1, 5	; set the frequency generator to $FREQ = (PH0/3) / 5$; the count value of the frequency generator is 5 and
CV EDEO ;	a 1/2 duty	wayoform

;CK FREQ is 1/3 duty waveform.

; the setting value of the frequency generator is 5 and FREQ ; has a 1/3 duty waveform.



SHE	40h	; enable the halt release caused by 16-bit counter
SRF	28h	; enable the counter controlled by the CX signal
HALT		
PLC	40h	; a halt release request is caused by the 2nd rising edge on CX ; pin, and then clear the halt release request flag
MRF1	10h	; read the content of the counter
MRF2	11h	
MRF3	12h	
MRF4	13h	

3.9 Key Matrix Scanning

The key matrix scanning function is made up of the four input pins KI1~KI4, 16 output pins (shared with the LCD output pins SEG1 ~ SEG16. For ease of explanation, these will be referred to as KO1~KO16 in the rest of the document) and the external matrix keyboard.

The input port of the key matrix circuitry is composed of KI1~KI4 pins (these pins are muxed with SEG32~SEG35 pins and selected in mask option).

MASK OPTION table:

Mask Option name	Selected item
SEG32/IOC1/KI1	(3) KI1
SEG33/IOC2/KI2	(3) KI2
SEG34/IOC3/KI3	(3) KI3
SEG35/IOC4/KI4	(3) KI4

The typical application circuit of the key matrix scanning is shown below:

Executing the SPKX X, SPK Rx, and SPK @HL instructions can set the scanning type of the key matrix. The bit patterns of these 3 instructions are shown below:




Figure 2-26



Instruction	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPKX X	X7	X6	X5	X4	X3	X2	X1	X0
SPK Rx	AC3	AC2	AC1	AC0	Rx3	Rx2	Rx1	Rx0
SPK @HL	T@HL7	T@HL6	T@HL5	T@HL4	T@HL3	T@HL2	T@HL1	T@HL0

The following description shows the bit definition of the operand in the SPKX instruction.

- X_6 = "0", when HEF5 is set to 1, the HALT release request (HRF5) will be set to 1 after the key depressed on the key matrix, and then SCF8 will be set to 1.
 - "1", when HEF5 is set to 1, the HALT released request (HRF5) will be set to 1 after each scanning cycle regardless of key depressed, and then SCF8 will be set to 1.
- $X_7X_5X_4 = 000$, in this setting, each scanning cycle only checks one specified column (K1 ~ K16) on the key matrix. The specified column is defined by the setting of $X_3 \sim X_0$.
 - $X_3 \sim X_0 = 0000$, activates K1 column

 $X_3 \sim X_0 = 0001$, activates K2 column

······

 $X_3 \sim X_0 = 1110$, activates K15 column

- $X_3 \sim X_0 = 1111$, activates K16 column
- X7X5X4 = 001, in this setting, all of the matrix columns (K1 ~ K16) will be checked simultaneously in each scanning cycle. $X_3 \sim X_0$ are not a factor.
- $X_7X_5X_4 = 010$, in this setting, the key matrix scanning function will be disabled. $X_3 \sim X_0$ are not a factor.
- $X_7X_5X_4 = 10X$, in this setting, each scanning cycle checks 8 specified columns on the key matrix. The specified column is defined by the setting of X_3 .
 - X3 = 0, activates $K1 \sim K8$ columns simultaneously
 - X3 = 1, activates $K9 \sim K16$ columns simultaneously

X2 ~ X0 don't care.

- $X_7X_5X_4 = 110$, in this setting, each scanning cycle checks four specified columns on key matrix. The specified columns are defined by the setting of X_3 and X_2 .
 - X3X2 = 00, activates K1 ~ K4 columns simultaneously
 - X3X2 = 01, activates K5 ~ K8 columns simultaneously
 - X3X2 = 10, activates K9 ~ K12 columns simultaneously
 - X3X2 = 11, activates K13 ~ K16 columns simultaneously
 - X1, X0 don't care.
- $X_7X_5X_4 = 111$, in this setting, each scanning cycle checks two specified columns on key matrix. The specified columns are defined by the setting of X_3 , X_2 and X_1 .

X3X2X1 = 000, activates K1 ~ K2 columns simultaneously

X3X2X1 = 001, activates K3 ~ K4 columns simultaneously

.....

X3X2X1 = 110, activates K13 ~ K14 columns simultaneously

X3X2X1 = 111, activates K15 ~ K16 columns simultaneously

X0 is not a factor.



When KI1~4 are selected as the Key matrix scanning input in mask option, it is necessary to execute a SPC instruction to set the unused IOC port to output mode before the key matrix scanning function is activated.

Fig 2-27 shows the organization of the Key matrix scanning input port. Once one of the KI1~4 pins detects the signal changes from "Hi-z" to "1", TM8726 will set HRF5 to 1. If HEF5 has been set to 1 beforehand, it will cause SCF7 to be set and release the HALT mode. After the key scanning cycle finishes, the states of SKI1 ~ 4 pins will be stored into the output latch of the IOC port. Executing an IPC instruction can store these states into data RAM. Executing a PLC 20h instruction can clear the HRF5 flag.

Since the key matrix scanning function steals a part of the LCD driving waveforms as the scanning output signal, the scanning frequency is the same as the alternating clock frequency of the LCD. The formula for the key matrix scanning frequency is shown below:

The key matrix scanning frequency (Hz) = (LCD frame frequency) x (LCD duty cycle) x 2

Note: "2" is a factor

For example, if the LCD frame frequency is 32 Hz, and the duty cycle is 1/5 duty, the scanning frequency for the key matrix will be: 320 Hz(32 x 5 x 2).






Figure 2-27 The organization of Key matrix scanning input



Example:

	SPC	0fh	; Disable all the pull-down devices on the internal IOC; port. ; Set all the IOC pins as the output mode.
	SPKX	10h	; Generate a HALT release request when key depressed ; Scan every column simultaneously in each cycle.
	PLC	20h	; Clear Flag HRF5
	SHE	20h	; Set HEF5.
	HALT		; wait for the halt release caused by the key matrix.
	MCX	10h	; Check SCF8 (SKI).
	JB0	ski_release	
ski_re	lease:		
	IPC	10h	; read the KI1~4 input latch state.
	JB0	ki1_release	
	JB1	ki2_release	
	JB2	ki3_release	
	JB3	ki4_release	
ki1_re	elease:		
	SPKX	40h	; Check if the key depressed on K1 column.
	PLC	20h	; Clear Flag HRF5 to avoid the false HALT release
	CALL	wait_scan_agai	-
		C C	; The waiting period must be longer than the key
			; matrix scanning cycle.
	IPC	10h	; Read the KI1 input latch state.
	JB0	ki1_se	-
			-
	SPK	4fh	; Only enable the SEG16 scanning output.
	PLC	20h	; Clear HRF5 to avoid the false HALT released
	CALL	wait_scan_agai	in; Wait for the time longer than the halt LCD clock
			; cycle to ensure scan again.
	IPC	10h	; Read the KI1 input latch state.
	JB0	kil_seg16	
wait_s	scan_agai	in:	
	HALT		
	PLC	20h	
	RTS		



4. LCD Driver Output

TM8726 provides 41 segment output pins and 9 common output pins to drive LCD. All these output pins can also be used as DC output ports (the mask option). If more than one of the LCD driver output pins are defined as DC output, the following mask option must be selected.

MASK OPTION table:

When all of SEG and COM pins have been used to drive LCD panel

Mask Option name	Selected item
LCD ACTIVE TYPE	(1) LCD

When more than one of SEG or COM pins had been used for DC output port:

Mask Option name	Selected item
LCD ACTIVE TYPE	(2) O/P

During the initial reset cycle, the LCD patterns can be selected all "ON" or all "OFF" in mask option. All the LCD patterns will keep in the initial setting state until the LCD related instructions are executed to change the LCD patterns.

MASK OPTION table:

Mask Option name	Selected item
LCD DISPLAY IN RESET CYCLE	(1) ON
LCD DISPLAY IN RESET CYCLE	(2) OFF

4.1 LCD LIGHTING SYSTEM IN TM8726

There are several settings for the LCD lighting systems that can be selected in mask option in TM8726, they are:

- 1/2 bias 1/2 duty, 1/2 bias 1/3 duty, 1/2 bias 1/4 duty, 1/2 bias 1/5 duty, 1/2 bias 1/6 duty, 1/2 bias 1/7 duty, 1/2 bias 1/8 duty, 1/2 bias 1/9 duty.
- 1/3 bias 1/3 duty, 1/3 bias 1/4 duty, 1/3 bias 1/5 duty, 1/3 bias 1/6 duty, 1/3 bias 1/7 duty, 1/3 bias 1/8 duty, 1/3 bias 1/9 duty.
- 1/4 bias 1/3 duty, 1/4 bias 1/4 duty, 1/4 bias 1/5 duty, 1/4 bias 1/6 duty, 1/4 bias 1/7 duty, 1/4 bias 1/8 duty, 1/4 bias 1/9 duty.

All these options for the lighting systems are combined into 2 kinds in mask options; the "LCD DUTY CYCLE" and the "BIAS".

MASK OPTION table:

UM-TM8726_E



LCD duty cycle option

Mask Option Name	Selected Item
LCD DUTY CYCLE	(1) O/P
LCD DUTY CYCLE	(2) DUPLEX (note : 1/2 duty)
LCD DUTY CYCLE	(3) 1/3 DUTY
LCD DUTY CYCLE	(4) 1/4 DUTY
LCD DUTY CYCLE	(5) 1/5 DUTY
LCD DUTY CYCLE	(6) 1/6 DUTY
LCD DUTY CYCLE	(7) 1/7 DUTY
LCD DUTY CYCLE	(8) 1/8 DUTY
LCD DUTY CYCLE	(9) 1/9 DUTY

LCD bias option

Mask Option name	Selected item
BIAS	(1) NO BIAS
BIAS	(2) 1/2 BIAS
BIAS	(3) 1/3 BIAS
BIAS	(4) 1/4 BIAS

The frame frequency for each lighting system is shown below. These frequencies can be selected in mask option. All the LCD frame frequencies in the following tables is based on the slow clock source is 32768 Hz.

The LCD frame frequency in **duplex** (1/2 duty) type

Mask Option name	Selected item	Frequency
LCD frame frequency	(1) SLOW	16 Hz
LCD frame frequency	(2) TYPICAL	32 Hz
LCD frame frequency	(2) FAST	64 Hz
LCD frame frequency	(2) O/P	0 Hz (LCD not used)

The LCD frame frequency in 1/3 duty type

Mask Option name	Selected item	Frequency
LCD frame frequency	(1) SLOW	21 Hz
LCD frame frequency	(2) TYPICAL	42 Hz
LCD frame frequency	(2) FAST	85 Hz
LCD frame frequency	(2) O/P	0 Hz (LCD not used)

The LCD frame frequency in 1/4 duty type

Mask Option name	Selected item	Frequency
LCD frame frequency	(1) SLOW	16 Hz
LCD frame frequency	(2) TYPICAL	32 Hz
LCD frame frequency	(2) FAST	64 Hz
LCD frame frequency	(2) O/P	0 Hz (LCD not used)



The LCD frame frequency in 1/5 duty type

Mask Option name	Selected item	Frequency
LCD frame frequency	(1) SLOW	25 Hz
LCD frame frequency	(2) TYPICAL	51 Hz
LCD frame frequency	(2) FAST	102 Hz
LCD frame frequency	(2) O/P	0 Hz (LCD not used)

The LCD frame frequency in 1/6 duty type

Mask Option name	Selected item	Frequency
LCD frame frequency	(1) SLOW	21 Hz
LCD frame frequency	(2) TYPICAL	42 Hz
LCD frame frequency	(2) FAST	85 Hz
LCD frame frequency	(2) O/P	0 Hz (LCD not used)

The LCD frame frequency in 1/7 duty type

Mask Option name	Selected item	Frequency
LCD frame frequency	(1) SLOW	18 Hz
LCD frame frequency	(2) TYPICAL	36 Hz
LCD frame frequency	(2) FAST	73 Hz
LCD frame frequency	(2) O/P	0 Hz (LCD not used)

The LCD frame frequency in 1/8 duty type

Mask Option name	Selected item	Frequency
LCD frame frequency	(1) SLOW	32 Hz
LCD frame frequency	(2) TYPICAL	64 Hz
LCD frame frequency	(2) FAST	128 Hz
LCD frame frequency	(2) O/P	0 Hz (LCD not used)

The LCD frame frequency in 1/9 duty type

Mask Option name	Selected item	Frequency
LCD frame frequency	(1) SLOW	28 Hz
LCD frame frequency	(2) TYPICAL	56 Hz
LCD frame frequency	(2) FAST	113 Hz
LCD frame frequency	(2) O/P	0 Hz (LCD not used)

The following table shows the relationship between the LCD lighting system and the maximum number of driving LCD segments.



LCD Lighting System	The Maximum Number of Driving LCD Segments	Remarks
Duplex(1/2 bias,1/2 duty)	82	Connect VDD3 and VDD4 to VDD2
1/2 bias 1/3 duty	123	Connect VDD3 and VDD4 to VDD2
1/2 bias 1/4 duty	164	Connect VDD3 and VDD4 to VDD2
1/2 bias 1/5 duty	205	Connect VDD3 and VDD4 to VDD2
1/2 bias 1/6 duty	246	Connect VDD3 and VDD4 to VDD2
1/2 bias 1/7 duty	287	Connect VDD3 and VDD4 to VDD2
1/2 bias 1/8 duty	328	Connect VDD3 and VDD4 to VDD2
1/2 bias 1/9 duty	369	Connect VDD3 and VDD4 to VDD2
1/3 bias 1/3 duty	123	Connect VDD4 to VDD3
1/3 bias 1/4 duty	164	Connect VDD4 to VDD3
1/3 bias 1/5 duty	205	Connect VDD4 to VDD3
1/3 bias 1/6 duty	246	Connect VDD4 to VDD3
1/3 bias 1/7 duty	287	Connect VDD4 to VDD3
1/3 bias 1/8 duty	328	Connect VDD4 to VDD3
1/3 bias 1/9 duty	369	Connect VDD4 to VDD3
1/4 bias 1/3 duty	123	
1/4 bias 1/4 duty	164	
1/4 bias 1/5 duty	205	
1/4 bias 1/6 duty	246	
1/4 bias 1/7 duty	287	
1/4 bias 1/8 duty	328	
1/4 bias 1/9 duty	369	

It is recommended to choose the frame frequency higher than 24 Hz. If the frame frequency is lower than 24 Hz, the pattern on the LCD panel will start to flicker.

4.2 DC OUTPUT

TM8726 allows the LCD driver output pins (COM5 ~ COM9 and SEG1 ~ SEG41) to be defined as CMOS type DC output or P open-drain DC output ports in mask option. It is also possible to use some LCD driver output pins as DC output and the rest of the LCD driver output pins as LCD drivers. Refer to 4-3-4 for details.

The configurations of CMOS output type and P open-drain type are shown below.

When the LCD driver output pins (SEG) are defined as DC output ports, the output data on the ports will not be affected even the program enters the stop mode or the LCD turn-off mode.





Figure 4-1 CMOS Output Type

Figure 4-2 P Open-Drain Output Type

Only those unused COM and SEG pads can be defined as DC output pins. The COM pad sequence for LCD drivers can not be interrupted when the COM pads are defined as DC output ports.

For example, when the LCD lighting system is specified as 1/5 duty, the COM pad used for LCD driver must be COM1 ~ COM5. Only COM6 ~ COM9 pads can be defined as DC output ports.

4.3 SEGMENT PLA CIRCUIT FOR LCD DISPLAY

4.3.1 PRINCIPLE OF OPERATION OF LCD DRIVER MODULE

Fig. 4-3-1 below illustrates how the LCD driver module operates when the LCD-related instructions are executed.




Figure 4-3-1 Principal Drawing of LCD Driver Module

The LCD driver module consists of the following units:


- Data decoder: decode data received from RAM or table ROM
- Latch circuit: store LCD lighting information
- L0 to L5 decoder: decode the Lz data specified in the LCD-related instructions.
- Multiplexer: select 1/2 duty, 1/3 duty, 1/4 duty, 1/5 duty, 1/6 duty, 1/7 duty, 1/8 duty and 1/9 duty
- LCD driver circuitry
- Segment PLA circuit: connect the latch circuit to the L0 to L5 data decoder.



The data decoder converts the content of the working registers specified in LCD-related instructions into the data format of 7-segment patterns on the LCD panel. The decoding table is shown below:

Content of data		Output of the data decoder								
memory	DBUSA	DBUSB	DBUSC	DBUSD	DBUSE	DBUSF	DBUSG	DBUSH		
0	1	1	1	1	1	1	0	1		
1	0	1	1	0	0	0	0	1		
2	1	1	0	1	1	0	1	1		
3	1	1	1	1	0	0	1	1		
4	0	1	1	0	0	1	1	1		
5	1	0	1	1	0	1	1	1		
6	1	0	1	1	1	1	1	1		
7	1	1	1	0	0	*note	0	1		
8	1	1	1	1	1	1	1	1		
9	1	1	1	1	0	1	1	1		
A-F	0	0	0	0	0	0	0	0		

* Note: The data decoder output, DBUSF, can be selected as 0 or 1 in mask option. For example, the muliti-pattern option of digit "7" can be displayed in two shapes as below:



The following table shows the option table for displaying the digit "7" pattern:

MASK OPTION table:

Mask Option name	Selected item
F SEGMENT FOR DISPLAY "7"	(1) ON
F SEGMENT FOR DISPLAY "7"	(2) OFF

Both the LCT and LCB instructions use the data-decoder table to decode the content of the specified data memory location. When the content of the data memory location that is specified by the LCB instruction is "0", the output of DBUSA ~ DBUSH will be all "0" (this is used for blanking the leading digit "0" on the LCD panel).

The LCP instruction transfers content of the RAM (Rx) and accumulator (AC) to "DBUSA" ~ "DBUSH" directly by passing the data decoder.



The LCD instruction transfers the table ROM data (T@HL) to "DBUSA" ~ "DBUSH" directly bypassing the data decoder.

	DBUSA	DBUSB	DBUSC	DBUSD	DBUSE	DBUSF	DBUSG	DBUSH
LCP	Rx0	Rx1	Rx2	Rx3	AC0	AC1	AC2	AC3
LCD	T@HL0	T@HL1	T@HL2	T@HL3	T@HL4	T@HL5	T@HL6	T@HL7

Table 4-3-2 The bit mapping table of LCP and LCD instructions

The 8-bit data bus (DBUSA~DBUSH, DBUS) conveys the pattern data which will be displayed on the LCD panel and the DBUS data will be stored into the latch circuit.

The L0 to L5 decoder can decode the Lz data up to 64 strobe signals (PSTB 0h to PSTB 3Fh, PSTB) which can store the DBUS data into a specified latch in the latch circuitry.

If we define that a "pixel" is a pattern on LCD panel corresponding to a specified segment and common, TM8726 can drive a LCD panel which contains up to 369 (41 SEGs and 9 COMs) pixels. Each pixel needs a "pixel latch" to store its display information (ON or OFF), so there are total 369 pixel latches in latch circuity. The input data of the pixel latch comes from DBUS data and the storbe signal comes from PSTB signl.

The segment PLA determines the connection between DBUS data the data input of a latch circuit, and so does the connection between PSTB signals and and the strobe signal. The connection is performed in mask option. Each latch circuit can select one of 8 DBUS data and select one of 64 PSTB signals. In this way, the configuration of LCD panel's pixel is very flexible.

Among the 512 signals obtainable by combining the data "DBUSA" to "DBUSH" with the address PSTB 0h to PSTB 3Fh, any one of 369 signals (corresponding to the number of latch circuits incorporated in the hardware) can be selected by programming the aforementioned segment PLA. Table 4-3-3 shows the selectable PSTB 0h to PSTB 3Fh in mask option.

strobe signal for	Strobe in LCT, LCB, LCP, LCD instructions
LCD latch	The values of Lz in "LCT Lz, Q": *
PSTB0	0H
PSTB1	1H
PSTB2	2H
PSTB3	3Н
PSTB4	4H
PSTB5	5H
PSTB3Ah	ЗАН
PSTB3Bh	3BH
PSTB3Ch	3CH
PSTB3Dh	3DH
PSTB3Eh	ЗЕН
PSTB3Fh	3FH

Table 4-3-3 Strobe Signal for LCD Latch in Segment PLA and Strobe in the LCT Instruction

<u>Note:</u> The values of Q are the addresses of the working register in the data memory (RAM). In the LCD instruction, Q is the index address in the table ROM.



The LCD pattern (pixels) can be turned off without changing the DBUS data. The execution of the SF2 4h instruction can turn off all the patterns on the LCD panel simultaneously. The execution of the RF2 4h instruction can turn on the panel. These two instructions will not affect the content stored in the latch circuitry. When executing the RF2 4h instruction to turn off the LCD, the program can still execute LCT, LCB, LCP and LCD instructions to update the content in the latch circuitry. The new data will be displayed on the LCD panel while the panel is turned on again.

In the stop mode, all COM and SEG outputs of LCD driver will automatically switch to the GND state to eliminate the DC bias on the LCD panel.

4.3.2 LCD-Related Instructions

1. LCT Lz, Ry

Decodes the content specified in Ry and stores the DBUS data into the latch circuit specified by Lz.

2. LCB Lz, Ry

Decodes the content specified in Ry and stores the DBUS data into the latch circuit specified by Lz. All the DBUS data will be 0 when the input data of the data decoder is 0.

3. LCD Lz, @HL

Transfers the table ROM data specified by @HL directly to DBUS and stores the DBUS data into the latch circuit specified by Lz. The mapping table is shown in table 4-3-4.

4. LCP Lz, Ry

The data in the RAM and accumulator (AC) are transferred directly to DBUS and stores the DBUS data into the latch circuit specified by Lz. The mapping table is shown in Table 3-4.

5. LCT Lz, @HL

Decodes the content specified in index RAM (@HL) and stores the DBUS data into the LCD latch circuit specified by Lz.

6. LCB Lz, @HL

Decodes the content specified in index RAM (@HL) and stores the DBUS data into the LCD latch circuit specified by Lz. All the DBUS data will be 0 when the input data of the data decoder is 0.

7. LCP Lz, @HL

The content of the index RAM (@HL) and accumulator (AC) are transferred directly to DBUS and stores the DBUS data into the latch circuit specified by Lz. The mapping table is shown below:

	DBUSA	DBUSB	DBUSC	DBUSD	DBUSE	DBUSF	DBUSG	DBUSH
LCP	Rx0	Rx1	Rx2	Rx3	AC0	AC1	AC2	AC3
LCD	T@HL0	T@HL1	T@HL2	T@HL3	T@HL4	T@HL5	T@HL6	T@HL7

 Table 4-3-4 The mapping table of LCP and LCD instructions

8. SF2 4h

Turns off the LCD display.

9. RF2 4h

Turns on the LCD display.




4.3.3 EXPLANATION

Each LCD driver output corresponds to the LCD 1/9 duty panel and has 9 latches (refer to Figure: Sample Organization of Segment PLA Option). Since the latch input and the signal to be applied to the clock (strobe) can be selected using the segment PLA, to combine segments in the LCD driver outputs is quite flexible. In other words, one of the data decoder outputs from "DBUSA" to "DBUSH" is applied to the latch input L, and one of the PSTB0 to PSTB3Fh outputs is applied to clock CLK.

TM8726 provide the flash type instruction to update the LCD pattern. When the LCTX D, LCBX D, LCPX D and LCDX D instructions are executed, the pattern of DBUS will be output to the16 latches (Lz) specified by D simultaneously.

D	Specified range of latched
00	$Lz = 00h \sim 0Fh$
01	$Lz = 10h \sim 1Fh$
10	$Lz = 20h \sim 2Fh$
11	$Lz = 30h \sim 3Fh$



Refer to Chapter 5 for the detailed description of these instructions. Figure: Sample Organization of Segment PLA Option



4.3.4 THE CONFIGURATION FILE FOR MASK OPTION

The *.cfg file (LCD configuration file) contains all the necessary information for segment PLA in mask option.

The syntax in the *.cfg file is as follows:

SEG COM PSTB DBUS

SEG: Specifies the SEG pin No that related to a pixel latch.

"1" ~ "41" represents segment pin No., "C5" ~ "C9" represents common pin No.

When the common pin (COM) is specified as the DC output pin, assign "C5" ~ "C9" in this column. "C5" ~ "C9" represents COM5 ~ COM9 respectively.

COM: Specifies the the COM pin No. that related to a pixel latch. In this column, only 0, 1, 2, 3, $4 \sim 10$ can be specified in this column.

Data "1" ~ "9" represents COM1 latch ~ COM9 latch respectively.

"0" is for CMOS type DC output option and "10" is for P open-drain DC output option.

PSTB: Specifies the strobe signal for the pixel latch.

DBUS: Specifies the DBUS data for the pixel latch.



5. Detail Explanation of the TM8726 Instructions

- It is recommended to initialize the content of the data memory after the initial reset, because the initial values of them are unknown.
- The working registers are part of the data memory (RAM), and the relationship between them is shown as follows:

Address of working registers specified by Ry	Absolute address of data memory (Rx)
0H	70H
1H	71H
2Н	72H
DH	7DH
EH	7EH
FH	7FH

[The absolute address of working register Rx=Ry+70H]*

• Lz represents the address of the LCD pixel latch which is configured in the segment PLA (PSTB data in *.cfy file); the address range specified by Lz is from 00H to 3FH.

5.1 INPUT/OUTPUT INSTRUCTIONS

LCT Lz, Ry

Function:	LCD latch [Lz] ← data decoder ← [Ry]
Description:	The content of working register specified by Ry, are loaded to the LCD latch,
	specified by Lz, through the data decoder.
	Lz : 00 ~ 3FH, Ry : 0 ~ 7H.

LCB Lz, Ry

Function:	LCD latch [Lz] ← data decoder ← [Ry]
Description:	The content of working register contents, specified by Ry, are loaded to the LCD
	latch, specified by Lz, through the data decoder.
	If the content of Ry is "0", the output of the data decoder will consist entirely of
	"0"s.
	Lz : 00 ~ 3FH, Ry : 0 ~ 7H.

LCP Lz, Ry

Function: LCD latch $[Lz] \leftarrow [Ry], AC$



Description:	The content of working register contents, specified by Ry, and the contents of AC are loaded to the LCD latch, specified by Lz. Lz : $00 \sim 3FH$, Ry : $0 \sim 7H$. Table 5-2 The mapping table of LCD latches with the contents of AC and Ry.		
	DBUSA DBUSB DBUSC DBUSD DBUSE DBUSF DBUSG DBUSH		
	LCP Rx0 Rx1 Rx2 Rx3 AC0 AC1 AC2 AC3		
	LCD T@HL0 T@HL1 T@HL2 T@HL3 T@HL4 T@HL5 T@HL6 T@HL7		
LCD Lz, @HL			
Function:	LCD latch $[Lz] \leftarrow TAB[@HL]$		
Description:	@HL indicates an index address of table ROM.		
	The content of table ROM, specified by @HL, are loaded to the LCD latch,		
	specified by Lz, directly. Refer to Table 5-2.		
	Lz : 00 ~ 3FH.		
LCT Lz, @HL			
Function:	LCD latch [Lz] \leftarrow data decoder \leftarrow [@HL]		
Description:	The content of index RAM, specified by @HL, are loaded to the LCD latch,		
	specified by Lz, through the data decoder. Refer to Table 5-2.		
	Lz : 00 ~ 3FH.		
LCB Lz, @HL			
Function:	LCD latch [Lz] \leftarrow data decoder \leftarrow [@HL]		
Description:	The contents of index RAM, specified by @HL, are loaded to the LCD latch,		
	specified by Lz, through the data decoder. Refer to Table 5-2.		
	If the content of @HL is "0", the output of the data decoder will consist entirely		
	of "0"s.		
	Lz : 00 ~ 3FH.		
LCP Lz, @HL			
Function:	LCD latch [Lz] ← [@HL],AC		
Description:	The content of index RAM, specified by @HL, and the contents of AC are		
	loaded to the LCD latch, specified by Lz. Refer to Table 5-2.		
	Lz : 00 ~ 3FH.		
LCDX D			
Function:	Multi-LCD latches $[Lz(s)] \leftarrow TAB[@HL]$		
Description:	@HL indicates an index address of table ROM.		
	The content of table ROM, specified by @HL, are loaded to several LCD latches (Lz) simultaneously. Refer to Table 5-2. The range of multi-Lz is specified by		
	data "D".		
	D: 0 ~ 3.		
	Table 5-3The range of multi-Lz latches		
	D=0 Multi-Lz=00H~0FH		
	$D=0 \qquad Multi-Lz=00H~0FH \\ D=1 \qquad Multi-Lz=10H~1FH$		
	$D=2 \qquad Multi-Lz=20H~2FH$		
	D=3 Multi-Lz=30H~3FH		



LCTX D Function:	Multi-LCD latch $[Lz] \leftarrow$ data decoder $\leftarrow [@HL]$ Description: The content of index RAM, specified by @HL, are loaded to several LCD latches (Lz) simultaneously. The range of multi-Lz is specified by data "D". Refer to Table 5-3. D: 0 ~ 3.			
LCBX D Function: Description:	Multi-LCD latch $[Lz] \leftarrow$ data decoder $\leftarrow [@HL]$ The content of index RAM, specified by @HL, are loaded to the LCD latch specified by Lz through the data decoder. The range of multi-Lz is specified by data "D". Refer to Table 5-3. D: 0 ~ 3.			
LCPX D Function: Description:	The contents of loaded to severa	[Lz] ← [@HL],AC index RAM, specified by @ al LCD latches (Lz) simultan z is specified by data "D". Ref	eously. Ret	fer to Table 5-2. The
SPA X Function: Description:	disables the pull- Sets the I/O mode	e and turns the pull-low device		
		X2, X1, X0) is shown below:		
	Bit pattern	Setting	Bit pattern	Setting
	X4=1	Enable the pull-low device on IOA1~IOA4 simultaneously	X4=0	Disable the pull-low device on IOA1~IOA4 simultaneously
	X3=1	IOA4 as output mode	X3=0	IOA4 as input mode
	X2=1	IOA3 as output mode	X2=0	IOA3 as input mode
	X1=1	IOA2 as output mode	X1=0	IOA2 as input mode
	X1=1 X0=1			*
OPA Rx Function: Description:	X0=1 I/OA ← [Rx]	IOA2 as output mode	X1=0	IOA2 as input mode
Function: Description:	X0=1 I/OA ← [Rx]	IOA2 as output mode IOA1 as output mode	X1=0	IOA2 as input mode
Function: Description: OPAS Rx, D	X0=1 I/OA ← [Rx] The content of R	IOA2 as output mode IOA1 as output mode	X1=0	IOA2 as input mode
Function: Description:	X0=1 I/OA ← [Rx] The content of R: IOA1,2 ← [Rx], The content of R output to IOA4.	IOA2 as output mode IOA1 as output mode	X1=0 X0=0	IOA2 as input mode IOA1 as input mode
Function: Description: OPAS Rx, D Function:	X0=1 I/OA ← [Rx] The content of R: IOA1,2 ← [Rx], The content of R	IOA2 as output mode IOA1 as output mode x is output to I/OA port. IOA3 ← D, IOA4 ← pulse	X1=0 X0=0	IOA2 as input mode IOA1 as input mode
Function: Description: OPAS Rx, D Function: Description:	X0=1 I/OA ← [Rx] The content of R: IOA1,2 ← [Rx], The content of R output to IOA4.	IOA2 as output mode IOA1 as output mode x is output to I/OA port. IOA3 ← D, IOA4 ← pulse x is output to the IOA port. I	X1=0 X0=0	IOA2 as input mode IOA1 as input mode
Function: Description: OPAS Rx, D Function: Description: IPA Rx	X0=1 I/OA ← [Rx] The content of R: IOA1,2 ← [Rx], The content of R output to IOA4. D = 0 or 1 [Rx], AC ← [I/O	IOA2 as output mode IOA1 as output mode x is output to I/OA port. IOA3 ← D, IOA4 ← pulse x is output to the IOA port. I	X1=0 X0=0	IOA2 as input mode IOA1 as input mode



SPB X Function:

Defines the input/output mode of each pin for IOB port and enables or disables the pull-low device.

Description:

Sets the I/O mode and turns the pull-low device on or off. The meaning of each bit of X(X4, X3, X2, X1, X0) is shown below:

Bit pattern	Setting	Bit pattern	Setting
X4=1	Enable the pull-low device on IOB1~IOB4 simultaneously	X4=0	Disable the pull-low device on IOB1~IOB4 simultaneously
X3=1	IOB4 as output mode	X3=0	IOB4 as input mode
X2=1	IOB3 as output mode	X2=0	IOB3 as input mode
X1=1	IOB2 as output mode	X1=0	IOB2 as input mode
X0=1	IOB1 as output mode	X0=0	IOB1 as input mode

OPB Rx

Function: Description:

 $I/OB \leftarrow [Rx]$ The content of Rx is output to I/OB port.

IPB Rx

Function:	$[Rx],AC \leftarrow [I/OB]$
Description:	The data of I/OB port is loaded to AC and data memory Rx.

SPC X

Function:

Description:

Defines the input/output mode of each pin for IOC port and enables or disables the pull-low device or low-level hold device.

The meaning of each bit of X(X4, X3, X2, X1, X0) is shown below:
--

Bit pattern	Setting	Bit pattern	Setting
	Enable all of the pull-low		Disable all of the pull-
X4=1	and disables the low-level	X4=0	low and enables the low-
21-1	hold devices	74-0	level hold devices
X3=1	IOC4 as output mode	X3=0	IOC4 as input mode
X2=1	IOC3 as output mode	X2=0	IOC3 as input mode
X1=1	IOC2 as output mode	X1=0	IOC2 as input mode
X0=1	IOC1 as output mode	X0=0	IOC1 as input mode

OPC Rx Function: Description:

 $I/OC \leftarrow [Rx]$ The content of Rx is output to I/OC port.

IPC Rx

Function: $[Rx],AC \leftarrow [I/OC]$ Description:The data of the I/OC port is loaded to AC and data memory Rx.

SPD X

Function:

Defines the input/output mode of each pin for IOD port and enables or disables the pull-low device.



Sets the I/O mode and turns the pull-low device on or off. The meaning of each bit of X(X4, X3, X2, X1, X0) is shown below:

Bit pattern	Setting	Bit pattern	Setting
X4=1	Enable the pull-low device on IOD1~IOD4 simultaneously	X4=0	Disable the pull-low device on IOD1~IOD4 simultaneously
X3=1	IOD4 as output mode	X3=0	IOD4 as input mode
X2=1	IOD3 as output mode	X2=0	IOD3 as input mode
X1=1	IOD2 as output mode	X1=0	IOD2 as input mode
X0=1	IOD1 as output mode	X0=0	IOD1 as input mode

OPD Rx

Function: Description:

IPD Rx

Function:	$[Rx], AC \leftarrow [I/OD]$
Description:	The data of the I/OD port is loaded to AC and data memory Rx.

The content of Rx is output to I/OD port.

 $I/OD \leftarrow [Rx]$

SPKX X

Function: Sets the Key matrix scanning output state. Description: When SEG1~16 are used for LCD driver pins, set X(X7~0) to specify the key matrix scanning output state for each SEGn pin in the scanning interval. $X_6 = "0"$, when HEF5 is set to 1, the HALT released request (HRF5) will be set to 1 after the key depressed on the key matrix, and then SCF7 will be set to 1. "1", when HEF5 is set to 1, the HALT released request (HRF5) will be set to 1 after each scanning cycle regardless of key depression, and then SCF7 will be set to 1. $X_7X_5X_4 = 000$, in this setting, each scanning cycle only checks one specified column (K1 ~ K16) on the key matrix. The specified column is defined by the setting of $X_3 \sim X_0$. $X_3 \sim X_0 = 0000$, activates the K1 column $X_3 \sim X_0 = 0001$, activates the K2 column $X_3 \sim X_0 = 1110$, activates the K15 column $X_3 \sim X_0 = 1111$, activates the K16 column $X_7X_5X_4 = 001$, in this setting, all of the matrix columns (K1 ~ K16) will be checked simultaneously in each scanning cycle. $X_3 \sim X_0$ are not a factor. $X_7X_5X_4 = 010$, in this setting, the key matrix scanning function will be disabled. $X_3 \sim X_0$ are not a factor. $X_7X_5X_4 = 10X$, in this setting, each scanning cycle checks 8 specified columns on the key matrix. The specified column is defined by the setting of X3. $X_3 = 0$, activates the K1 ~ K8 columns simultaneously



 $X_3 = 1$, activates the K9 ~ K16 columns simultaneously ($X_2 \sim X_0$ are not a factor)

 $X_7X_5X_4 = 110$, in this setting, each scanning cycle checks four specified columns on the key matrix. The specified columns are defined by the setting of X_3 and X_2 .

- X3X2 = 00, activates the K1 ~ K4 columns simultaneously
- X3X2 = 01, activates the K5 ~ K8 columns simultaneously
- X3X2 = 10, activates the K9 ~ K12 columns simultaneously
- X3X2 = 11, activates the K13 ~ K16 columns simultaneously
- $(X_1, X_0 \text{ are not a factor})$
- $X_7X_5X_4 = 111$, in this setting, each scanning cycle checks two specified columns on the key matrix. The specified columns are defined by the setting of X_3 , X_2 and X_1 .

 $X_3X_2X_1 = 000$, activates the K1 ~ K2 columns simultaneously

 $X_3X_2X_1 = 001$, activates the K3 ~ K4 columns simultaneously

.....

 $X_3X_2X_1 = 110$, activates the K13 ~ K14 columns simultaneously $X_3X_2X_1 = 111$, activates the K15 ~ K16 columns simultaneously (X₀ is not a factor)

SPK Rx

Function: Description: Sets the Key matrix scanning output state.

When SEG1~16 are used for LCD driver pins, sets the contents of AC and Rx to specify the key matrix scanning output state for each SEGn pin in the scanning interval.

The bit setting is the same as the SPKX instruction. The bit patterns of AC and Rx corresponding to SPKX are shown below:

Instruction	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPK Rx	AC3	AC2	AC1	AC0	Rx3	Rx2	Rx1	Rx0
SPKX X	X7	X6	X5	X4	X3	X2	X1	X0

SPK @HL

Function:

Description:

Sets the Key matrix scanning output state.

When SEG1~16 are used for LCD driver pins, sets the content of table ROM([@HL]) to specify the key matrix scanning output state for each SEGn pin in the scanning interval.

The bit setting is the same as the SPKX instruction. The bit pattern of the table ROM corresponding to SPKX is shown below:

Instruction	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPK @HL	(T@HL)7	(T@HL)6	(T@HL)5	(T@HL)4	(T@HL)3	(T@HL)2	(T@HL)1	(T@HL)0
SPKX X	X7	X6	X5	X4	X3	X2	X1	X0

ALM X

Function:Sets the buzzer output frequency.Description:The waveform specified by X(X8 ~ X0) is delivered to the BZ and BZB pins.
The output frequency can be any combination in the following table.



X8	X7	X6	clock source (higher frequency)
1	1	1	FREQ*
1	0	0	DC1
0	1	1	PH3 (4 KHz)
0	1	0	PH4 (2 KHz)
0	0	1	PH5 (1 KHz)
0	0	0	DC0

The bit pattern of X (for higher frequency clock source):

The bit pattern of X(for lower frequency clock source)*:

Bit	clock source(lower frequency)
X5	PH15 (1 Hz)
X4	PH14 (2 Hz)
X3	PH13 (4 Hz)
X2	PH12 (8 Hz)
X1	PH11 (16 Hz)
X0	PH10 (32 Hz)

<u>Notes:</u> 1. FREQ is the output of the frequency generator.

- 2. When the buzzer output does not need the envelope waveform, $X5 \sim X0$ should be set to 0.
- 3. The frequency inside is based on the PH0 is 32768 Hz.

ELC X Function:

Description:

The bit control of the EL panel driver.

The meaning of each bit specified by $X(X9 \sim X0)$ is shown below: For ELP pin output clock setting:

(X8,X7,X6)	Pumping clock frequency	(X9,X5,X4)	Duty cycle
000	PH0	100	3/4 duty
100	BCLK	101	2/3 duty
101	BCLK/2	X10	1/2 duty
110	BCLK/4	X11	1/1 duty (original)
111	BCLK/8	001	1/3 duty
		000	1/4 duty

Note: "X" represents don't care.

For ELC pin output clock setting:

(X3,X2)	Discharge pulse frequency	(X1,X0)	Duty cycle
00	PH8	00	1/4 duty
01	PH7	01	1/3 duty
10	PH6	10	1/2 duty
11	PH5	11	1/1 duty (original)

UM-TM8726_E



SRF X

Function:	The operation control for RFC.
Description:	The meaning of each control $bit(X5 \sim X0)$ is shown below:

X0=1	enables the RC oscillation network of RR	X0=0	disables the RC oscillation network of RR
X1=1	enables the RC oscillation network of RT	X1=0	disables the RC oscillation network of RT
X2=1	enables the RC oscillation network of RH	X2=0	disables the RC oscillation network of RH
X3=1	enables the 16-bit counter	X3=0	disables the 16-bit counter
X4=1	Timer 2 controls the 16-bit counter. X3 must be set	X4=0	disables timer 2 to control the 16-bit counter.
	to 1 when this bit is set to 1.		
X5=1	The 16-bit counter is controlled by the signal on CX	X5=0	disables the CX pin to control the 16-bit
	pin. X3 must be set to 1 when this bit is set to 1.		counter.

Note: X4 and X5 cannot be set to 1 at the same time.

5.2 ACCUMULATOR MANIPULATION INSTRUCTIONS AND MEMORY MANIPULATION INSTRUCTIONS

MRW Ry, Rx Function:	$AC,[Ry] \leftarrow [Rx]$
Description:	The content of Rx is loaded to AC and the working register specified by Ry.
MRW @HL, Rx	
Function:	AC, $R[@HL] \leftarrow [Rx]$
Description:	The content of the data memory specified by Rx is loaded to AC and the data memory specified by @HL.
MRW#@HL, Rx	
Function:	AC, $R[@HL] \leftarrow [Rx]$, $@HL \leftarrow HL + 1$
Description:	The content of data memory specified by Rx is loaded to AC and the data memory specified by @HL.
	The content of the index register (@HL) will be incremented automatically after executing this instruction.
MWR Rx, Ry	
Function:	$AC,[Rx] \leftarrow [Ry]$
Description:	The content of the working register specified by Ry is loaded to AC and the data memory specified by Rx.
MWR Rx, @HL	
Function:	$AC, [Rx] \leftarrow R[@HL]$
Description:	The content of the data memory specified by @HL is loaded to AC and the data memory specified by Rx.
MWR#Rx, @HL Function:	AC, $[Rx] \leftarrow R[@HL]$, $@HL \leftarrow HL + 1$



Description:	memory specifie	ed by Rx. ne index r	egister (@	-		loaded to AC and the data nented automatically after
SR0 Rx Function:	[Rx]n, ACn ← [[Rx]3, AC3 ← 0		,AC(n+1)			
Description:	The Rx content i The result is load	s shifted		0 is loade	d to the M	ISB.
	Content of Rx	Bit3	Bit2	Bit1	Bit0]
	Before	Rx3	Rx2	Rx1	Rx0	1
	After	0	Rx3	Rx2	Rx1	
SR1 Rx Function:	[Rx]n, ACn ← [Rx](n+1)	AC(n+1)			-
i unction.	[Rx]3, AC3 \leftarrow 1		,AC(II+1)			
Description:			right and	1 is loade	d to the M	ISB. The result is loaded
	Content of Rx	Bit3	Bit2	Bit1	Bit0]
	Before	Rx3	Rx2	Rx1	Rx0	1
	After	1	Rx3	Rx2	Rx1]
SL0 Rx Function: Description:	[Rx]n, ACn \leftarrow [[Rx]0, AC0 \leftarrow 0 The Rx content is to the AC.)		is loaded	to the LS	B. The results are loaded
	Content of Rx	Bit3	Bit2	Bit1	Bit0]
	Before	Rx3	Rx2	Rx1	Rx0	1
	After	Rx2	Rx1	Rx0	0	
SL1 Rx Function: Description:	[Rx]n, ACn ← [[Rx]0, AC0 ← 1 The Rx content i to the AC.			is loaded	to the LS	B. The results are loaded
	Content of Rx	Bit3	Bit2	Bit1	Bit0]
	Before	Rx3	Rx2	Rx1	Rx0]
	After	Rx2	Rx1	Rx0	1]
MRA Rx Function: Description:	CF ← [Rx]3 Bit3 of the conte	ent of Rx i	is loaded t	to the carr	y flag (Cl	F).



MAF Rx	
Function:	AC,[Rx] ← CF, Zero flag
Description:	The content of CF is loaded to AC and Rx. The content of AC and the meaning of all the bits that after executing of this instruction are as follows: Bit 3 CF Bit 2 Zero(AC=0) flag Bit 1 (No Use) Bit 0 (No Use)

5.3 OPERATION INSTRUCTIONS

INC* Rx	
Function:	$[Rx],AC \leftarrow [Rx]+1$
Description:	Adds 1 to the content of Rx; the result is loaded to the data memory Rx and AC. * The carry flag (CF) will be affected.
INC* @HL	
Function:	$[@HL],AC \leftarrow R[@HL]+1$
Description:	Adds 1 to the content of @HL; the result is loaded to the data memory @HL and AC.
	* the carry flag (CF) will be affected.
	• @HL indicates an index address of data memory.
INC*# @HL	
Function:	$[@HL],AC \leftarrow R[@HL]+1, @HL \leftarrow HL + 1$
Description:	Adds 1 to the content of @HL; the result is loaded to the data memory @HL and AC.
	The content of the index register (@HL) will be incremented automatically after executing this instruction.
	* The carry flag (CF) will be affected.
	• @HL indicates an index address of data memory.
DEC* Rx	
Function:	$[Rx], AC \leftarrow [Rx] -1$
Description:	Subtract 1 from the content of Rx; the result is loaded to the data memory Rx and AC.
	• The carry flag (CF) will be affected.
DEC* @HL	
Function:	$R@HL, AC \leftarrow R[@HL] -1$
Description:	Subtract 1 from the content of @HL; the result is loaded to the data memory @HL and AC.
	* The carry flag (CF) will be affected.
	• @HL indicates an index address of data memory.



DEC*# @HL Function: Description:	 R@HL, AC ← R[@HL] -1, @HL ← HL + 1 Subtract 1 from the content of @HL; the result is loaded to the data memory @HL and AC. The content of the index register (@HL) will be incremented automatically after executing this instruction. * The carry flag (CF) will be affected. • @HL indicates an index address of data memory.
ADC Rx	
Function:	$AC \leftarrow [Rx] + AC + CF$
Description:	Binary-adds the contents of Rx, AC and CF; the result is loaded to AC. The carry flag (CF) will be affected.
ADC @HL	
Function:	$AC \leftarrow [@HL] + AC + CF$
Description:	Binary-adds the contents of @HL,AC and CF; the result is loaded to AC.* The carry flag (CF) will be affected.. @HL indicates an index address of data memory.
ADC# @HL	
Function:	$AC \leftarrow [@HL]+AC+CF, @HL \leftarrow HL + 1$
Description:	 Binary-adds the contents of @HL,AC and CF; the result is loaded to AC. The content of the index register (@HL) will be incremented automatically after executing this instruction. * The carry flag (CF) will be affected. . @HL indicates an index address of data memory.
ADC* Rx	
Function:	AC, $[Rx] \leftarrow [Rx] + AC + CF$
Description:	Binary-adds the contents of Rx, AC and CF; the result is loaded to AC and the data memory Rx. * The carry flag (CF) will be affected.
ADC* @HL	
Function:	$AC,[@HL] \leftarrow [@HL]+AC+CF$
Description:	 Binary-adds the contents of @HL,AC and CF; the result is loaded to AC and the data memory @HL. * The carry flag (CF) will be affected. . @HL indicates an index address of data memory.
ADC*#@HL	
Function: Description:	 AC, [@HL] ← [@HL]+AC+CF, @HL ← HL + 1 Binary-adds the contents of @HL,AC and CF; the result is loaded to AC and the data memory @HL. The content of the index register (@HL) will be incremented automatically after executing this instruction. * The carry flag (CF) will be affected. . @HL indicates an index address of data memory.



SBC Rx	
Function:	$AC \leftarrow [Rx]+(AC)B+CF$
Description:	Binary-subtracts the contents of AC and CF are from the content of Rx; the
	result is loaded to AC.
	* The carry flag (CF) will be affected.
SBC @HL	
Function:	$AC \leftarrow [@HL]+(AC)B+CF$
Description:	Binary-subtracts the contents of AC and CF from the content of @HL; the result is loaded to AC.
	. @HL indicates an index address of data memory. * The carry flag (CF) will be affected.
SBC# @HL	
Function:	$AC \leftarrow [@HL]+(AC)B+CF, @HL \leftarrow HL + 1$
Description:	Binary-subtracts the contents of AC and CF from the content of @HL; the result is loaded to AC.
	The content of the index register (@HL) will be incremented automatically after executing this instruction.
	. @HL indicates an index address of data memory.
	* The carry flag (CF) will be affected.
SBC* Rx	
Function:	AC, $[Rx] \leftarrow [Rx]+(AC)B+CF$
Description:	Binary-subtracts the contents of AC and CF from the content of Rx; the result is loaded to AC and the data memory Rx. * The carry flag (CF) will be affected.
SBC* @HL	
Function:	$AC, [@HL] \leftarrow [@HL] + (AC)B + CF$
Description:	Binary-subtracts the contents of AC and CF from the content of @HL; the result is loaded to AC and the data memory @HL.
	. @HL indicates an index address of data memory.
	* The carry flag (CF) will be affected.
SBC*# @HL	
Function:	AC,[@HL] ← [@HL]+ (AC)B+CF, @HL ← HL + 1
Description:	Binary-subtracts the contents of AC and CF from the content of @HL; the result
Ĩ	is loaded to AC and the data memory @HL.
	The content of the index register (@HL) will be incremented automatically after
	executing this instruction. . @HL indicates an index address of data memory.
	* The carry flag (CF) will be affected.
ADD Rx	
Function:	$AC \leftarrow [Rx] + AC$
Description:	Binary-adds the contents of Rx and AC; the result is loaded to AC.
^	* The carry flag (CF) will be affected.



ADD @HL	
Function:	$AC \leftarrow [@HL] + AC$
Description:	Binary-adds the contents of @HL and AC; the result is loaded to AC.. @HL indicates an index address of data memory.* The carry flag (CF) will be affected.
ADD# @HL	
Function:	$AC \leftarrow [@HL]+AC, @HL \leftarrow HL + 1$
Description:	Binary-adds the contents of @HL and AC; the result is loaded to AC.The content of the index register (@HL) will be incremented automatically after executing this instruction.. @HL indicates an index address of data memory.. The carry flag (CF) will be affected.
ADD* Rx	
Function:	AC, $[Rx] \leftarrow [Rx] + AC$
Description:	Binary-adds the contents of Rx and AC; the result is loaded to AC and the data memory Rx. * The carry flag (CF) will be affected.
ADD* @HL	
Function:	$AC,[@HL] \leftarrow [@HL]+AC$
Description:	Binary-adds the contents of @HL and AC; the result is loaded to AC and the data memory @HL.. @HL indicates an index address of data memory.* The carry flag (CF) will be affected.
ADD*#@HL	The early hag (er) will be affected.
Function:	$AC,[@HL] \leftarrow [@HL]+AC, @HL \leftarrow HL + 1$
Description:	Binary-adds the contents of @HL and AC; the result is loaded to AC and the data memory @HL. The content of the index register (@HL) will be incremented automatically after executing this instruction.
	. @HL indicates an index address of data memory. * The carry flag (CF) will be affected.
SUB Rx	
Function:	$AC \leftarrow [Rx]+(AC)B+1$
Description:	Binary-subtracts the content of AC from the content of Rx; the result is loaded to AC. * The carry flag (CF) will be affected.
SUB @HL	
Function:	$AC \leftarrow [@HL] + (AC)B + 1$
Description:	Binary-subtracts the content of AC from the content of @HL; the result is loaded to AC.. @HL indicates an index address of data memory.* The carry flag (CF) will be affected.



SUB# @HL	
Function:	$AC \leftarrow [@HL]+(AC)B+1, @HL \leftarrow HL + 1$
Description:	Binary-subtracts the content of AC from the content of @HL; the result is loaded to AC.
	The content of the index register (@HL) will be incremented automatically after executing this instruction.
	. @HL indicates an index address of data memory.
	* The carry flag (CF) will be affected.
SUB* Rx	
Function:	$AC,[Rx] \leftarrow [Rx]+(AC)B+1$
Description:	Binary-subtracts the content of AC from the content of Rx; the result is loaded to
	AC and Rx. * The carry flag (CF) will be affected.
	The early hag (er) will be affected.
SUB* @HL	
Function:	AC, $[@HL] \leftarrow [@HL] + (AC)B+1$ Binometry the second of AC from the context of @HL when each in
Description:	Binary-subtracts the content of AC from the content of @HL; the result is loaded to AC and the data memory @HL.
	. @HL indicates an index address of data memory.
	* The carry flag (CF) will be affected.
SUB*# @HL	
Function:	AC, [@HL] ← [@HL]+ (AC)B+1, @HL ← HL + 1
Description:	Binary-subtracts the content of AC from the content of @HL; the result is
	loaded to AC and the data memory @HL.
	The content of the index register (@HL) will be incremented automatically after executing this instruction.
	. @HL indicates an index address of data memory.
	* The carry flag (CF) will be affected.
ADN Rx	
Function:	$AC \leftarrow [Rx] + AC$
Description:	Binary-adds the contents of Rx and AC; the result is loaded to AC.
	* The result will not affect the carry flag (CF).
ADN @HL	
Function:	$AC \leftarrow [@HL] + AC$
Description:	Binary-adds the contents of @HL and AC; the result is loaded to AC.
	* The result will not affect the carry flag (CF).. @HL indicates an index address of data memory.
AND# @HL	
Function:	$AC \leftarrow [@HL] + AC, @HL \leftarrow HL + 1$
Description:	Binary-adds the contents of @HL and AC; the result is loaded to AC. The content of the index register (@HL) will be incremented automatically after
	executing this instruction.
	* The result will not affect the carry flag (CF).
	. @HL indicates an index address of data memory.



ADN* Rx	
Function:	AC, $[Rx] \leftarrow [Rx] + AC$
Description:	Binary-adds the contents of Rx and AC; the result is loaded to AC and data
	memory Rx.
	* The result will not affect the carry flag (CF).
ADN* @HL	
Function:	AC, [@HL] ← [@HL]+AC
Description:	Binary-adds the contents of @HL and AC; the result is loaded to AC and the
I I I	data memory @HL.
	* The result will not affect the carry flag (CF).
	. @HL indicates an index address of data memory.
ADN*# @HL	
Function:	AC, [@HL] ← [@HL]+AC, @HL ← HL + 1
Description:	Binary-adds the contents of @HL and AC; the result is loaded to AC and the
200000	data memory @HL.
	The content of the index register (@HL) will be incremented automatically after
	executing this instruction.
	* The result will not affect the carry flag (CF).
	. @HL indicates an index address of data memory.
AND Rx	
Function:	$AC \leftarrow [Rx] \& AC$
Description:	Binary-ANDs the contents of Rx and AC; the result is loaded to AC.
AND @HL	
Function:	$AC \leftarrow [@HL] \& AC$ Binamy ANDs the contents of @III, and AC; the result is loaded to AC
Description:	Binary-ANDs the contents of @HL and AC; the result is loaded to AC. . @HL indicates an index address of data memory.
	. The indicates an index address of data memory.
AND# @HL	
Function:	$AC \leftarrow [@HL] \& AC, @HL \leftarrow HL + 1$
Description:	Binary-ANDs the contents of @HL and AC; the result is loaded to AC.
	The content of the index register (@HL) will be incremented automatically after
	executing this instruction. . @HL indicates an index address of data memory.
	. The indicates an index address of data memory.
AND* Rx	
Function:	$AC, [Rx] \leftarrow [Rx] \& AC$
Description:	Binary-ANDs the contents of Rx and AC; the result is loaded to AC and the data
	memory Rx.
AND* @HL Function:	$\Lambda C [\Theta H] = [\Theta H] + \Lambda C$
Description:	AC, $[@HL] \leftarrow [@HL] \& AC$ Binary-ANDs the contents of @HL and AC; the result is loaded to AC and the
Description.	data memory @HL.
	. @HL indicates an index address of data memory.



AND*# @HL Function: Description:	 AC, [@HL] ← [@HL] & AC, @HL ← HL + 1 Binary-ANDs the contents of @HL and AC; the result is loaded to AC and the data memory @HL. The content of the index register (@HL) will be incremented automatically after executing this instruction. . @HL indicates an index address of data memory.
EOR Rx	
Function:	$AC \leftarrow [Rx] \oplus AC$
Description:	Exclusive-Ors the contents of Rx and AC; the result is loaded to AC.
EOR @HL	
Function:	$AC \leftarrow [@HL] \oplus AC$
Description:	Exclusive-Ors the contents of @HL and AC; the result is loaded to AC. . @HL indicates an index address of data memory.
EOR# @HL	
Function:	$AC \leftarrow [@HL] \oplus AC, @HL \leftarrow HL + 1$
Description:	Exclusive-Ors the contents of @HL and AC; the result is loaded to AC. The content of the index register (@HL) will be incremented automatically after executing this instruction. . @HL indicates an index address of data memory.
EOR* Rx	
Function:	AC, $\mathbf{Rx} \leftarrow [\mathbf{Rx}] \oplus \mathbf{AC}$
Description:	Exclusive-Ors the contents of Rx and AC; the result is loaded to AC and the data memory Rx.
EOR* @HL	
Function:	AC, $[@HL] \leftarrow [@HL] \oplus AC$
Description:	Exclusive-Ors the contents of @HL and AC; the result is loaded to AC and the data memory @HL. . @HL indicates an index address of data memory.
EOR*# @HL Function:	AC, [@HL] ← [@HL] ⊕ AC, @HL ← HL + 1
Description:	Exclusive-Ors the contents of @HL and AC; the result is loaded to AC and the
Description.	data memory @HL.
	The content of the index register (@HL) will be incremented automatically after executing this instruction.
	. @HL indicates an index address of data memory.
OR Rx	
Function:	$AC \leftarrow [Rx] AC$
Description:	Binary-Ors the contents of Rx and AC; the result is loaded to AC.



OR @ HL Function: Description:	AC ← [@HL] AC Binary-Ors the contents of @HL and AC; the result is loaded to AC. . @HL indicates an index address of data memory.
OR# @ HL Function: Description:	AC ← [@HL] AC, @HL ← HL + 1 Binary-Ors the contents of @HL and AC; the result is loaded to AC. The content of the index register (@HL) will be incremented automatically after executing this instruction. . @HL indicates an index address of data memory.
OR* Rx Function:	$AC, Rx \leftarrow [Rx] AC$
Description:	Binary-Ors the contents of Rx and AC; the result is loaded to AC and the data memory Rx.
OR* @ HL Function:	$AC,[@HL] \leftarrow [@HL] AC$
Description:	Binary-Ors the contents of @HL and AC; the result is loaded to AC and the data memory @HL. . @HL indicates an index address of data memory.
OR*# @HL	
Function: Description:	 AC,[@HL] ← [@HL] AC, @HL ← HL + 1 Binary-Ors the contents of @HL and AC; the result is loaded to AC and the data memory @HL. The content of the index register (@HL) will be incremented automatically after executing this instruction. . @HL indicates an index address of data memory.
ADCI Ry, D	. The indicates an index address of data memory.
Function: Description:	AC ← [Ry]+D+CF . D represents the immediate data. Binary-ADDs the contents of Ry, D and CF; the result is loaded to AC. * The carry flag (CF) will be affected. D = 0H ~ FH
ADCI* Ry, D Function: Description:	AC,[Ry] ← [Ry]+D+CF . D represents the immediate data. Binary-ADDs the contents of Ry, D and CF; the result is loaded to AC and the working register Ry. * The carry flag (CF) will be affected. D = 0H ~ FH



SBCI Ry, D Function: Description:	$\begin{array}{l} AC \leftarrow [Ry] + \#(D) + CF \\ . \ D \ represents the immediate data. \\ Binary-subtracts the CF and immediate data D from the working register Ry; the result is loaded to AC. \\ * The carry flag (CF) will be affected. \\ D = 0H \sim FH \end{array}$
SBCI* Ry, D Function: Description:	AC,[Ry] ← [Ry]+#(D)+CF . D represents the immediate data. Binary-subtracts the CF and immediate data D from the working register Ry; the result is loaded to AC and the working register Ry. * The carry flag (CF) will be affected. D = 0H ~ FH
ADDI Ry, D Function: Description:	AC ← [Ry]+D . D represents the immediate data. Binary-ADDs the contents of Ry and D; the result is loaded to AC. * The carry flag (CF) will be affected. D = 0H ~ FH
ADDI* Ry, D Function: Description:	AC,[Ry] ← [Ry]+D . D represents the immediate data. Binary-ADDs the contents of Ry and D; the result is loaded to AC and the working register Ry. * The carry flag (CF) will be affected. D = 0H ~ FH
SUBI Ry, D Function: Description:	AC ← [Ry]+#(D)+1 . D represents the immediate data. Binary-subtracts the immediate data D from the working register Ry; the result is loaded to AC. * The carry flag (CF) will be affected. D = 0H ~ FH
SUBI* Ry, D Function: Description:	AC,[Ry] ← [Ry]+#(Y)+1 . D represents the immediate data. Binary-subtracts the immediate data D from the working register Ry; the result is loaded to AC and the working register Ry. * The carry flag (CF) will be affected. D = 0H ~ FH



ADNI Ry, D	
Function:	$AC \leftarrow [Ry]+D$
Description:	 . D represents the immediate data. Binary-ADDs the contents of Ry and D; the result is loaded to AC. * The result will not affect the carry flag (CF). D = 0H ~ FH
ADNI* Ry, D	
Function:	AC, $[Ry] \leftarrow [Ry]+D$
Description:	 . D represents the immediate data. Binary-ADDs the contents of Ry and D; the result is loaded to AC and the working register Ry. * The result will not affect the carry flag (CF). D = 0H ~ FH
ANDI Ry, D	
Function:	$AC \leftarrow [Ry] \& D$
Description:	. D represents the immediate data. Binary-ANDs the contents of Ry and D; the result is loaded to AC. $D = 0H \sim FH$
ANDI* Ry, D	
Function:	$AC,[Ry] \leftarrow [Ry] \& D$
Description:	. D represents the immediate data. Binary-ANDs the contents of Ry and D; the result is loaded to AC and the working register Ry. $D = 0H \sim FH$
EORI Ry, D	
Function:	$AC \leftarrow [Ry] EOR D$
Description:	. D represents the immediate data. Exlusive-Ors the contents of Ry and D; the result is loaded to AC. $D = 0H \sim FH$
EORI* Ry, D	
Function:	$AC, [Ry] \leftarrow [Ry] \oplus D$
Description:	. D represents the immediate data. Exclusive-Ors the contents of Ry and D; the result is loaded to AC and the working register Ry. $D = 0H \sim FH$
ORI Ry, D	
Function:	$AC \leftarrow [Ry] \mid D$
Description:	. D represents the immediate data. Binary-Ors the contents of Ry and D; the result is loaded to AC. $D = 0H \sim FH$



ORI* Ry, D	
Function:	$AC,[Ry] \leftarrow [Ry] \mid D$
Description:	. D represents the immediate data.
	Binary-Ors the contents of Ry and D; the result is loaded to AC and the working
	register Ry.
	$D = 0H \sim FH$

5.4 LOAD/STORE INSTRUCTIONS

STA Rx Function: Description:	$[Rx] \leftarrow AC$ The content of AC is loaded to the data memory specified by Rx.
STA @HL Function: Description:	[@HL] ← AC The content of AC is loaded to the data memory specified by @HL. . @HL indicates an index address of data memory.
STA# @HL Function: Description:	[@HL] ← AC, @HL ← HL + 1 The content of AC is loaded to the data memory specified by @HL. The content of the index register (@HL) will be incremented automatically after executing this instruction. . @HL indicates an index address of data memory.
LDS Rx, D Function: Description:	AC,[Rx] \leftarrow D Immediate data D is loaded to the AC and the data memory specified by Rx. D = 0H ~ FH
LDA Rx Function: Description:	AC \leftarrow [Rx] The content of Rx is loaded to AC.
LDA @HL Function: Description:	AC ← [@HL] The content specified by @HL is loaded to AC. . @HL indicates an index address of data memory.
LDA# @HL Function: Description:	AC ← [@HL], @HL ← HL + 1 The content specified by @HL is loaded to AC. The content of the index register (@HL) will be incremented automatically after executing this instruction. . @HL indicates an index address of data memory.



LDH Rx, @HL Function: Description:	[Rx], AC \leftarrow TAB[@HL] high nibble* The higher nibble data of the look-up table, specified by @HL, is loaded to the data memory specified by Rx.
LDH* Rx, @HL Function: Description:	[Rx], AC \leftarrow TAB[@HL] high nibble, @HL=@HL+1 The higher nibble data of the look-up table, specified by @HL, is loaded to the data memory specified by Rx, and then is increased in @HL.
LDL Rx, @HL Function: Description:	[Rx], AC \leftarrow TAB[@HL] low nibble The lower nibble data of the look-up table, specified by @HL, is loaded to the data memory specified by Rx.
LDL* Rx, @HL Function: Description:	[Rx], AC \leftarrow TAB[@HL] low nibble, @HL=@HL+1 The lower nibble data of the look-up table, specified by @HL, is loaded to the data memory specified by Rx, and then is increased in @HL.
MRF1 Rx Function: Description:	[Rx], AC ← RFC[3 ~ 0] Loads the lowest nibble data of the 16-bit counter of RFC to AC and the data memory specified by Rx. Bit 3 ← RFC[3] Bit 2 ← RFC[2] Bit 1 ← RFC[1] Bit 0 ← RFC[0]
MRF2 Rx Function: Description:	[Rx], AC \leftarrow RFC[7 ~ 4] Loads the 2 nd nibble data of the 16-bit counter of RFC to AC and the data memory specified by Rx. Bit 3 \leftarrow RFC[7] Bit 2 \leftarrow RFC[6] Bit 1 \leftarrow RFC[5] Bit 0 \leftarrow RFC[4]
MRF3 Rx Function: Description:	[Rx], AC \leftarrow RFC[11 ~ 8] Loads the 3 rd nibble data of the 16-bit counter of RFC to AC and the data memory specified by Rx. Bit 3 \leftarrow RFC[11] Bit 2 \leftarrow RFC[10] Bit 1 \leftarrow RFC[9] Bit 0 \leftarrow RFC[8]



MRF4 Rx Function:

Description:

[Rx], AC ← RFC[15 ~ 12] Loads the highest nibble data of the 16-bit counter of RFC to AC and the data memory specified by Rx. Bit 3 RFC[15]

Bit 2 \leftarrow RFC[14] Bit 1 \leftarrow RFC[13] Bit 0 \leftarrow RFC[12]

5.5 CPU CONTROL INSTRUCTIONS

NOP

Function:	no operation
Description:	no operation

HALT

IIALI	
Function:	Enters the halt mode
Description:	The following 3 conditions cause the halt mode to be released.
	1) An interrupt is accepted.
	2) The signal change specified by the SCA instruction is applied to the ports IOC (SCF1) or IOD (SCF3).
	 The halt release condition specified by the SHE instruction is met (HRF1 ~ HRF6).
	When an interrupt is accepted to release the halt mode, the halt mode returns by
	executing the RTS instruction after the completion of the interrupt service.
STOP	
Function:	Enters the stop mode and stops all oscillators
Description:	Before executing this instruction, all signals on IOC port should be set to low. The following 3 conditions cause the stop mode to be released.
	1) One of the signals on the IOD or IOC port pin in input mode is in "H" state
	and holds long enough to cause the CPU to be released from halt mode.
	2) A signal change on the INT pin.
	3) The stop release condition specified by the SRE instruction is met.
	· · · · · · · · · · · · · · · · · · ·
SCA X	
Function:	The data specified by X causes the halt mode to be released.
Description:	Specify the pins of IOC port which can release the Halt mode. The bit meaning of $X(X4, X3)$ is shown below:
	Bit pattern Description

Bit pattern	Description
X4=1	Releases halt mode when signal is applied to IOC
X3=1	Releases halt mode when signal is applied to IOD

Note: X2~0 don't care.



SIE* X

Function:	Set/Reset the interrupt enable flag
Description:	

X0=1	The IEF0 is set so that interrupt 0 (Signal change on port IOC or IOD specified by SCA) is accepted.
X1=1	The IEF1 is set so that interrupt 1 (underflow from timer 1) can be accepted.
X2=1	The IEF2 is set so that interrupt 2 (the signal change at the INT pin) can be accepted.
X3=1	The IEF3 is set so that interrupt 3 (overflow from the predivider) can be accepted.
X4=1	The IEF4 is set so that interrupt 4 (underflow from timer 2) can be accepted.
X5=1	The IEF5 is set so that interrupt 5 (key scanning) can be accepted.
X6=1	The IEF6 is set so that interrupt 6 (overflow from the RFC counter) can be accepted.

SHE X

Function:

Set/Reset halt release enable flag

Description:

X1=1	The HEF1 is set so that the halt mode can be released by TMR1 underflow.
X2=1	The HEF2 is set so that the halt mode can be released by signal changed on INT pin.
X3=1	The HEF3 is set so that the halt mode can be released by predivider overflow.
X4=1	The HEF4 is set so that the halt mode can be released by TMR2 underflow.
X5=1	The HEF5 is set so that the halt mode can be released by the signal "L", applied on KI1~4 in scanning interval.
X6=1	The HEF6 is set so that the halt mode can be released by RFC counter overflow.

Note: X0 don't care

SRE X

Function: Set/Reset stop release enable flag

Description:

X3=1	The SRF3 is set so that the stop mode is released by the signal change on IOD port.	
X4=1	The SRF4 is set so that the stop mode is released by the signal change on IOC port.	
X5=1	The SRF5 is set so that the stop mode is released by the signal change on INT pin.	
X7=1	The SRF7 is set so that the stop mode is released by the signal is "L" applied on KI1~4 in scanning	
	interval.	

Note: X2~0 are not a factor.

FAST Function: Description:	Switches the system clock to CFOSC clock. Starts up the CFOSC (high speed osc.), and then switches the system clock to the high speed clock.
SLOW Function:	Switches the system clock to XTOSC clock (low speed osc).
Description:	Switches the system clock to low speed clock, and then stops the CFOSC.



MSB Rx

Function: Description:

AC,[Rx] ← SCF3,SCF2,BCF1,BCF

The content of the SCF1, SCF2, SCF3 and BCF flags are loaded to AC and the data memory specified by Rx.

The content of AC and the meaning of all the bits that after the execution of this instruction are as follows:

_	Bit 3	Bit 2	Bit 1	Bit 0
	Start condition flag 3	Start condition flag 2	Start condition flag 1	Backup flag
	(SCF3)	(SCF2)	(SCF1)	(BCF)
	Halt release caused	Halt release caused	Halt release caused	The backup mode
	by the IOD port	by SCF4,5,6,7,8,9	by the IOC port	status in TM8702

MSC Rx Function: Description:

AC,[Rx] ← SCF4, SCF5, SCF7, PH15

The SCF4 to SCF7 contents are loaded to AC and the data memory specified by Rx.

The content of AC and the meaning of all the bits that after the execution of this instruction are as follows:

Bit 3	Bit 2	Bit 1	Bit 0
Start condition flag 7	The content of 15th	Start condition flag 5	Start condition flag 4
(SCF7)	stage of the predivider	(SCF5)	(SCF4)
Halt release caused by		Halt release caused by	Halt release caused by
predivider overflow		TM1 underflow	INT pin

MCX Rx

Function: Description: $AC,[Rx] \leftarrow SCF8,SCF6,SCF9$

The SCF8, SCF6, SCF9 contents are loaded to AC and the data memory specified by Rx.

The content of AC and the meaning of all the bits that after the execution of this instruction are as follows:

Bit 3	Bit 2	Bit 1	Bit 0
Start condition flag 9 (SCF9)	NA	Start condition flag 6 (SCF6)	Start condition flag 8 (SCF8)
Halt release caused by RFC counter overflow	NA	Halt release caused by TM2 underflow	Halt release caused by the signal change to "L" applied on KI1~4 in scanning interval

MSD Rx

Function: Description:

Rx, AC ← WDF,CSF,RFOVF

The watchdog flag, system clock status and overflow flag of 16-bit counter are loaded to data memory specified by Rx and AC.

The content of AC and the meaning of all the bits that after the execution of this instruction are as follows:

Bit 3	Bit 2	Bit 1	Bit 0
Reserved	The overflow flag of 16-bit counter of RFC (RFVOF)	Watchdog timer enable flag (WDF)	System clock selection flag (CSF)



5.6 INDEX ADDRESS INSTRUCTIONS

MVU Rx									
Function:	[@U] ←	[Rx],AC							
Description:	Loads the content of Rx to the index address buffer @U. U3=[Rx]3, U2=[Rx]2, U1=[Rx]1, U0=[Rx]0,								
MVH Rx									
Function:	[@H] ←	[Rx],AC							
Description:		Loads the content of Rx to the index address buffer @H. H3=[Rx]3, H2=[Rx]2, H1=[Rx]1, H0=[Rx]0,							
MVL Rx									
Function:	[@L] ←	[Rx]							
Description:	Loads the content of Rx to the index address buffer @L.								
	L3=[Rx]3, L2=[Rx]2, L1=[Rx]1, L0=[Rx]0								
CPHL X									
Function:	If @HL =	= X, force	the next	instructio	n as NOP				
Description:		the conte	ent of the		ister @HI		r 8 bits (@	H and @	L)
				-	n of the in ared to ave			interrupt	
	If the corr CPHL in	1	sult is equ will be fo			ed instruc	tion that i	s behind	the
	If the corr CPHL in:	•	sult is not will opera	-		ecuted ins	truction tl	hat is beh	ind
	The comp	parison bi	t pattern i	s shown l	below:				
	CPHL X	X7	X6	X5	X4	X3	X2	X1	X0
	@HL	IDBF7	IDBF6	IDBF5	IDBF4	IDBF3	IDBF2	IDBF1	IDBF0

5.7 DECIMAL ARITHMETIC INSTRUCTIONS

DAA	
Function:	$AC \leftarrow BCD[AC]$
Description:	Converts the content of AC to binary format, and then restores to AC. When this instruction is executed, the AC must be the result of an add instruction. * The carry flag (CF) will be affected.
DAA* Rx	
Function:	AC, $[Rx] \leftarrow BCD[AC]$
Description:	Converts the content of AC to binary format, and then restores to AC and the data memory specified by Rx. When this instruction is executed, the AC must be the result of an add instruction. * The carry flag (CF) will be affected.



DAA* @HL Function: Description:	AC,[@HL] ← BCD[AC] Converts the content of AC to binary format, and then restores to AC and the data memory specified by @HL. When this instruction is executed, the AC must be the result of any added instruction. * The carry flag (CF) will be affected.					
DAA*#@HL Function: Description:	AC,[@HL] ← BCD[AC], @HL = @HL + 1 Converts the content of AC to binary format, and then restores to AC and the data memory specified by @HL. The content of the index register (@HL) will be incremented automatically after executing this instruction. When this instruction is executed, the AC must be the result of an add instruction. * The carry flag (CF) will be affected.					
	AC data before DAA	CF data before	AC data after DAA	CF data after DAA		
	execution	DAA execution	execution	execution		
	$0 \le AC \le 9$	CF = 0	no change	no change		
	$A \leq AC \leq F$	CF = 0	AC = AC + 6	CF = 1		
	$0 \le AC \le 3$	CF = 1	AC = AC + 6	no change		
DAS Function: Description:	AC ← BCD[AC] Converts the content of When this instruction instruction. * The carry flag (CF)	is executed, the AC				
DAS* Rx						
Function: Description:	 AC, [Rx] ← BCD[AC] Converts the content of AC to binary format, and then restores to AC and the data memory specified by Rx. When this instruction is executed, the AC must be the result of a subtract instruction. * The carry flag (CF) will be affected. 					
DAS* @HL Function: Description:						



AC = AC + A

no change

Description:	AC, $@HL \leftarrow BCD[AC]$, $@HL = @HL + 1$ Converts the content of AC to binary format, and then restores to AC and the data memory @HL. The content of the index register (@HL) will be incremented automatically after executing this instruction. When this instruction is executed, the AC must be the result of a subtract instruction. * The carry flag (CF) will be affected.							
	AC data before DASCF data before DASAC data after DASCF data after DASexecutionexecutionexecutionexecution							
	$0 \le AC \le 9$	CF = 1	No change	no change				

CF = 0

5.8 JUMP INSTRUCTIONS

JB0 X Function: Description:	Program counter jumps to X in current page, if AC0=1. If bit0 of AC is 1, a jump occurs. If bit0 of AC is 0, the PC will increment by 1. The range of X is only 2K for one page.
JB1 X Function: Description:	Program counter jumps to X in current page, if AC1=1. If bit1 of AC is 1, a jump occurs. If bit1 of AC is 0, the PC will increment by 1. The range of X is only 2K for one page.
JB2 X Function: Description:	Program counter jumps to X in current page, if AC2=1. If the bit2 of AC is 1, a jump occurs. If the bit2 of AC is 0, the PC will increment by 1. The range of X is only 2K for one page.
JB3 X Function: Description:	Program counter jumps to X in current page, if AC3=1. If bit3 of AC is 1, jump occurs. If the bit3 of AC is 0, the PC will increment by 1. The range of X is only 2K for one page.
JNZ X Function: Description:	Program counter jumps to X in current page, if AC!=0. If the content of AC is not 0, a jump occurs. If the content of AC is 0, the PC will increment by 1. The range of X is only 2K for one page.

 $6 \le AC \le F$



JNC X Function: Description:	Program counter jumps to X in current page, if CF=0. If the content of CF is 0, a jump occurs. If the content of CF is 1, the PC will increment by 1. The range of X is only 2K for one page.
JZ X Function: Description:	Program counter jumps to X in current page, if AC=0. If the content of AC is 0, a jump occurs. If the content of AC is 1, the PC will increment by 1. The range of X is only 2K for one page.
JC X Function: Description:	Program counter jumps to X in current page, if CF=1. If the content of CF is 1, a jump occurs. If the content of CF is 0, the PC will increment by 1. The range of X is only 2K for one page.
JMP P, X Function: Description:	Program counter jumps to X in all pages. Unconditional jump. The range of X is 4K for all pages.
CALL P, X Function: Description:	STACK ← (PC)+1, Program counter jumps to X in all pages. A subroutine is called. The range of X is 4K for all pages.
RTS Function: Description:	PC ← (STACK) A return from a subroutine occurs.

5.9 MISCELLANEOUS INSTRUCTIONS

SCC X

Function:Sets the clock source for IOD and IOC chattering prevention, PWM output and
frequency generator.Description:The following table shows the meaning of each bit for this instruction:

Bit pattern	Clock source setting	Bit pattern	Clock source setting
	The clock source of frequency generator comes from the system clock (BCLK).	X6=0	The clock source of frequency generator comes from the PH0. Refer to section 3-3-4 for PH0.

Bit pattern	Clock source setting	Bit pattern	Clock source setting
(X4, X3) = 01	Chattering prevention clock of	(X4, X3) = 10	Chattering prevention clock of IOC
(X2,X1,X0)=001	IOD port is PH0	(X2,X1,X0)=001	port is PH0
(X4, X3) = 01	Chattering prevention clock of	(X4, X3) = 10	Chattering prevention clock of IOC



(X2,X1,X0)=010	IOD port is PH8	(X2,X1,X0)=010	port is PH8
(X4, X3) = 01	Chattering prevention clock of	(X4, X3) = 10	Chattering prevention clock of IOC
(X2,X1,X0)=100	IOD port is PH6	(X2,X1,X0)=100	port is PH6

X5 is reserved

FRQ D, Rx

Function: Description:

Frequency generator \leftarrow D, [Rx], AC

Loads the content of AC and the data memory specified by Rx and D(D1, D0) to the frequency generator to set the duty cycle and the initial value. The following table shows the preset data and the duty cycle setting:

	The bit pattern of preset letter N							
Programming divider	Bit7	Bit6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FRQ D, Rx	AC3	AC2	AC1	AC0	Rx3	Rx2	Rx1	Rx0

Preset I	Preset Letter D		
D1	D0	Duty Cycle	
0	0	1/4 duty	
0	1	1/3 duty	
1	0	1/2 duty	
1	1	1/1 duty	

FRQ D, @HL

Function: Description:

Frequency generator \leftarrow D, T[@HL]

Loads the content of Table ROM specified by @HL and D(D1, D0) to the frequency generator to set the duty cycle and the initial value. The following table shows the preset data and the duty cycle settings:

		The bit pattern of preset letter N						
Programming divider	Bit7	Bit6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FRQ D,@HL	T7	T6	T5	T4	T3	T2	T1	T0

<u>Note:</u> T0 ~ T7 represents the data of table ROM.

Preset I	Letter D	Duty Cycle
D1	D0	Duty Cycle
0	0	1/4 duty
0	1	1/3 duty
1	0	1/2 duty
1	1	1/1 duty

FRQX D, X

Function: Description: Frequency generator \leftarrow D, X

Loads the data $X(X7 \sim X0)$ and D(D1, D0) to the frequency generator to set the duty cycle and the initial value. The following table shows the preset data and the duty cycle settings:

		The bit pattern of preset letter N								
Programming divider	Bit7	Bit6	Bit 5	Bit 4	Bit 3	Bit 2	bit 1	bit 0		
FRQX D,X	X7	X6	X5	X4	X3	X2	X1	X0		

Note: X0 ~ X7 represents the data specified in operand X.



Preset I	Letter D	Duty Cycle
D1	D0	
0	0	1/4 duty
0	1	1/3 duty
1	0	1/2 duty
1	1	1/1 duty

1. FRQ D, Rx

Use the contents of Rx and AC as preset data N.

- 2. FRQ D, @HL
 - Use the contents of table ROM specified by @HL as preset data N.
- 3. FRQX D, X Use the data of operand in the instruction assigned as preset data N.

TMS Rx

Function: Description: Select the timer 1 clock source and preset timer 1.

The content of the data memory specified by Rx and AC are loaded to timer 1 to start the timer.

The following table shows the bit pattern for this instruction:

	Select clock			Presetting value of timer 1						
TMS Rx	AC3	AC2	AC1	AC0	Rx3	Rx2	Rx1	Rx0		

The clock source selection for timer 1

AC3	AC2	Clock source
0	0	PH9
0	1	PH3
1	0	PH15
1	1	Output of frequency generator (FREQ)

TMS @HL

Function: Description: Select the timer 1 clock source and preset timer 1.

The content of the table ROM specified by @Hl is loaded to timer 1 to start the timer.

The following table shows the bit pattern for this instruction:

	Select	clock	Presetting value of timer 1					
TMS @HL	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

The clock source selection for timer 1

Bit7	Bit6	Clock source
0	0	PH9
0	1	PH3
1	0	PH15
1	1	Output of frequency generator (FREQ)



TMSX X Function: Description:

Selects the timer 1 clock source and preset timer 1. The data specified by $X(X7 \sim X0)$ is loaded to timer 1 to start the timer. The following table shows the bit pattern for this instruction:

ľ	OPCODE	Se	elect clo	ck	Presetting value of timer 1					
	TMSX X	X8	X7	X6	X5	X4	X3	X2	X1	X0

The clock source selection for timer 1

X8	X7	X6	clock source
0	0	0	PH9
0	0	1	PH3
0	1	0	PH15
0	1	1	Output of frequency generator (FREQ)
1	0	0	PH5
1	0	1	PH7
1	1	0	PH11
1	1	1	PH13

TM2 Rx

Function: Description: Selects the timer 2 clock source and preset timer 2.

The content of data memory specified by Rx and AC is loaded to timer 2 to start the timer.

The following table shows the bit pattern for this instruction:

ſ	OPCODE	Select	clock		Pres	setting value of timer 2				
	TM2 Rx	AC3	AC2	AC1	AC0	Rx3	Rx2	Rx1	Rx0	

The clock source selection for timer 2

AC3	AC2	clock source
0	0	PH9
0	1	PH3
1	0	PH15
1	1	Output of frequency generator (FREQ)

TM2 @HL

Function: Description: Selects the timer 2 clock source and preset timer 2.

The content of the Table ROM specified by @HL is loaded to timer 2 to start the timer.

The following table shows the bit pattern for this instruction:

Ol	PCODE	Select	clock		Presetting value of timer 2					
TM2	@HL	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

The clock source selection for timer 2

Bit7	Bit6	clock source
0	0	PH9
0	1	PH3
1	0	PH15
1	1	Output of frequency generator (FREQ)



TM2X X Function: Description:

Selects the timer 2 clock source and preset timer 2. The data specified by $X(X8 \sim X0)$ is loaded to timer 2 to start the timer. The following table shows the bit pattern for this instruction:

OPCODE	Select clock		Presetting value of timer 2						
TM2X X	X8	X7	X6	X5	X4	X3	X2	X1	X0

The clock source selection for timer 2

X	8	X7	X6	clock source
C)	0	0	PH9
C)	0	1	PH3
C)	1	0	PH15
C)	1	1	Output of frequency generator (FREQ)
1		0	0	PH5
1		0	1	PH7
1		1	0	PH11
1		1	1	PH13


SF X	
Function:	Sets flag
Description:	Description of each flag
*	X0: "1" The CF flag is set to 1.
	X1: "1" The chip enters backup mode and the BCF flag is set to 1.
	X2: "1" The EL panel driver output pin is active.
	 X3: "1" For X2=1, when the SF instruction is executed at X3=1, the EL panel driver is active and the halt request signal is output. The program then enters halt mode (similar to HALT instruction). X4: "1" The watchdog timer is initiated and active and WDF flag is set to 1. X7: "1" Enables the re-load function of timer 1.
	X6, 5 are reserved
RF X	
Function:	Resets flag
Description:	Description of each flag
Description.	X0: "1" The CF flag is reset to 0.
	X1: "1" The chip escapes from backup mode and BCF flag is reset to 0.
	X2: "1" The EL-light driver is made inactive.
	X4: "1" The watchdog timer is disabled and WDF flag is reset to 0.
	X7: "1" Disables the re-load function of timer 1.
	X6, 5, and 3 are reserved
	xo, 5, and 5 are reserved
SF2 X	
Function:	Sets flag
Description:	Description of each flag X3: "1" Enables the strong (the low-resistance) pull-low device on INT pin. X2: "1" Turns off the LCD display temporarily. X1: "1" Sets the DED flag. Refer to 2-12-3 for detail. X0: "1" Enables the re-load function of timer 2.



RF2 X	
Function:	Resets flags
Description:	Description of each flag
	X3: "1" Disables the strong pull-low device on INT pin.
	X2: "1" Turns on the LCD display.
	X1: "1" Resets the DED flag. Refer to 2-12-3 for details.
	X0: "1" Disables the re-load function of timer 2.
PLC	
Function:	Pulse control
Description:	The pulse corresponding to the data specified by X is generated.
-	X0: "1" Halt release request flag HRF0 caused by the signal at I/O port C is reset.
	X1: "1" the Halt release request flag HRF1 caused by underflow from the timer

- X1. If the Halt release request hag HKF1 caused by undernow from the timer 1 is reset, and stops the operation of timer 1(TM1).
 X2: "1" the Halt or stop release request flag HRF2 caused by the signal change at the INT pin is reset.
- X3: "1" the Halt release request flag HRF3 caused by overflow from the predivider is reset.
- X4: "1" the Halt release request flag HRF4 caused by underflow from the timer 2 is reset and stops the operating of timer 2(TM2).
- X5: "1" the Halt release request flag HRF5 caused by the signal change to "L" on KI1~4 during the scanning interval is reset.
- X6: "1" the Halt release request flag HRF6 caused by overflow from the RFC counter is reset.
- X8: "1" The last 5 bits of the predivider (15 bits) are reset. When executing this instruction, X3 must be set to "1" simultaneously.

UM-TM8726_E



ORDERING INFORMATION

The ordering information:

Ordering number	Package
TM8726-COD	Wafer/Dice with code



Instruction		Machine Code		Function	Flag/Remark	
NOP		0000 0000 0000 0000	No Operation			
LCT	Lz,Ry	0000 001Z ZZZZ ZYYY	(Lz)	$\leftarrow 7\text{SEG} \leftarrow (\text{Ry})$	Ry=70H~77H	
LCB	Lz,Ry	0000 010Z ZZZZ ZYYY	(Lz)	\leftarrow 7SEG \leftarrow (Ry)	Blank Zero	
LCP	Lz,Ry	0000 011Z ZZZZ ZYYY	(Lz)	\leftarrow (Ry), (AC)		
LCD	Lz,@HL	0000 100Z ZZZZ Z000	(Lz)	\leftarrow (R@HL)		
LCT	Lz,@HL	0000 100Z ZZZZ Z001	(Lz)	\leftarrow 7SEG \leftarrow (R@HL)		
LCB	Lz,@HL	0000 100Z ZZZZ Z010	(Lz)	\leftarrow 7SEG \leftarrow (R@HL)	Blank Zero	
LCP	Lz,@HL	0000 100Z ZZZZ Z011	(Lz)	← (R@HL), (AC)		
	,		(Multi-Lz)	\leftarrow (T@HL)		
			D=00	: Multi-Lz=00H~0FH		
LCDX	D	0000 100D D000 0100	D=01	: Multi-Lz=10H~1FH		
			D=10	: Multi-Lz=20H~2FH		
			D=11	: Multi-Lz=30H~3FH		
			((Multi-Lz) D=00	$\leftarrow 7SEG \leftarrow (R @HL) \\ : Multi-Lz=00H\sim 0FH$		
LCTX	D	0000 100D D000 0101	D=00 D=01	: Multi-Lz=10H~1FH		
Lein	D		D=01 D=10	: Multi- $Lz=20H\sim 2FH$		
			D=11	: Multi-Lz=30H~3FH		
			(Multi-Lz)	\leftarrow 7SEG \leftarrow (R @HL)		
			D=00	: Multi-Lz=00H~0FH		
LCBX	D	0000 100D D000 0110	D=01	: Multi-Lz=10H~1FH	Blank Zero	
			D=10	: Multi-Lz=20H~2FH		
			D=11	: Multi-Lz=30H~3FH		
		0000 100D D000 0111	(Multi-Lz) D=00	←(R@HL), (AC) : Multi-Lz=00H~0FH		
LCPX	D		D=00 D=01	: Multi-Lz=10H~1FH		
Lern	D		D=01 D=10	: Multi-Lz= $20H$ ~ $2FH$		
			D=11	: Multi-Lz=30H~3FH		
OPA	Rx	0000 1010 0XXX XXXX	(IOA)	\leftarrow (Rx)		
OPAS	Rx,D	0000 1011 DXXX XXXX	IOA1,2,3,4	\leftarrow (Rx)0,(Rx)1,D,Pulse		
OPB	Rx	0000 1100 0XXX XXXX	(IOB)	\leftarrow (Rx)		
OPC	Rx	0000 1101 0XXX XXXX	(IOC)	\leftarrow (Rx)		
OPD	Rx	0000 1110 0XXX XXXX	(IOD)	\leftarrow (Rx)		
			FREQ	\leftarrow (Rx), (AC)		
			D=00	: 1/4 Duty		
FRQ	D,Rx	0001 00DD 0XXX XXXX	D=01	: 1/3 Duty		
			D=10 D=11	: 1/2 Duty		
FRQ	D,@HL	0001 01DD 0000 0000	FREQ	: 1/1 Duty ←(T@HL)		
FRQX	D,@IIL D,X	0001 10DD XXXX XXXX	FREQ	$\leftarrow X$		
MVL	Rx	0001 10DD XXXX XXXX 0001 1100 0XXX XXXX	(@L)0~3	\leftarrow (Rx)		
MVH	Rx	0001 1101 0XXX XXXX	(@H)4~7	\leftarrow (Rx)		
MVU	Rx	0001 1110 0XXX XXXX	(@U)8~11	\leftarrow (Rx)		
ADC	Rx	0010 0000 0XXX XXXX	(&C)	\leftarrow (Rx) + (AC) + CF	CF	
ADC	@HL	0010 0000 1000 0000	(AC)	$\leftarrow (R@HL) + (AC) + CF$	CF	
ADC#	@HL	0010 0000 1100 0000	(AC)	\leftarrow (R@HL) + (AC) + CF	CF	
	Dv				CE	
ADC*	Rx	0010 0001 0XXX XXXX	(@HL) (AC),(Rx)	$\leftarrow (@HL)+1 \\ \leftarrow (Rx) + (AC) + CF$	CF	

Appendix A TM8726 Instruction Table



Inst	truction	Machine Code		Function	Flag/Remark	
ADC*	@HL	0010 0001 1000 0000	(AC), (R@HL)	\leftarrow (R@HL) + (AC) + CF	CF	
ADC*#	@HL	0010 0001 1100 0000	(AC), (R@HL) (@HL)	$\leftarrow (R@HL) + (AC) + CF \leftarrow (@HL)+1$	CF	
SBC	Rx	0010 0010 0XXX XXXX	(AC)	$\leftarrow (Rx) + (AC)B + CF$	CF	
SBC	@HL	0010 0010 1000 0000	(AC)	$\leftarrow (R@HL) + (AC)B + CF$	CF	
SBC#	@HL	0010 0010 1100 0000	(AC) (@HL)	$\leftarrow (R@HL) + (AC)B + CF \leftarrow (@HL)+1$	CF	
SBC*	Rx	0010 0011 0XXX XXXX	(AC), (Rx)	$\leftarrow (Rx) + (AC)B + CF$	CF	
SBC*	@HL	0010 0011 1000 0000	(AC), (R@HL)	$\leftarrow (R@HL) + (AC)B + CF$	CF	
SBC*#	@HL	0010 0011 1100 0000	(AC),(R@HL) (@HL)	$\leftarrow (R@HL) + (AC)B + CF \\ \leftarrow (@HL)+1$	CF	
ADD	Rx	0010 0100 0XXX XXXX	(AC)	$\leftarrow (\mathbf{R}\mathbf{x}) + (\mathbf{A}\mathbf{C})$	CF	
ADD	@HL	0010 0100 1000 0000	(AC)	$\leftarrow (R@HL) + (AC)$	CF	
ADD#	@HL	0010 0100 1100 0000	(AC) (@HL)	$\leftarrow (R@HL) + (AC) \leftarrow (@HL)+1$	CF	
ADD*	Rx	0010 0101 0XXX XXXX	(AC),(Rx)	$\leftarrow (\mathbf{R}\mathbf{x}) + (\mathbf{A}\mathbf{C})$	CF	
ADD*	@HL	0010 0101 1000 0000	(AC), (R@HL)	$\leftarrow (R@HL) + (AC)$	CF	
ADD*#	@HL	0010 0101 1100 0000	(AC), (R@HL) (@HL)	$\leftarrow (R@HL) + (AC) \\ \leftarrow (@HL)+1$	CF	
SUB	Rx	0010 0110 0XXX XXXX	(AC)	$\leftarrow (Rx) + (AC)B + 1$	CF	
SUB	@HL	0010 0110 1000 0000	(AC)	$\leftarrow (R@HL) + (AC)B + 1$	CF	
SUB#	@HL	0010 0110 1100 0000	(AC) (@HL)	$\leftarrow (R@HL) + (AC)B + 1 \leftarrow (@HL)+1$	CF	
SUB*	Rx	0010 0111 0XXX XXXX	(AC),(Rx)	$\leftarrow (Rx) + (AC)B + 1$	CF	
SUB*	@HL	0010 0111 1000 0000	(AC), (R@HL)	$\leftarrow (R@HL) + (AC)B + 1$	CF	
SUB*#	@HL	0010 0111 1100 0000	(AC), (R@HL) (@HL)	$\leftarrow (R@HL) + (AC)B + 1 \leftarrow (@HL)+1$	CF	
ADN	Rx	0010 1000 0XXX XXXX	(AC)	$\leftarrow (\mathbf{R}\mathbf{x}) + (\mathbf{A}\mathbf{C})$		
ADN	@HL	0010 1000 1000 0000	(AC)	$\leftarrow (R@HL) + (AC)$		
ADN#	@HL	0010 1000 1100 0000	(AC) (@HL)	$\leftarrow (R@HL) + (AC) \\ \leftarrow (@HL)+1$		
ADN*	Rx	0010 1001 0XXX XXXX	(AC),(Rx)	$\leftarrow (\mathbf{R}\mathbf{x}) + (\mathbf{A}\mathbf{C})$		
ADN*	@HL	0010 1001 1000 0000	(AC), (R@HL)	$\leftarrow (R@HL) + (AC)$		
ADN*#	@HL	0010 1001 1100 0000	(AC), (R@HL) (@HL)	$\leftarrow (R@HL) + (AC) \leftarrow (@HL)+1$		
AND	Rx	0010 1010 0XXX XXXX	(AC)	$\leftarrow (Rx) AND (AC)$		
AND	@HL	0010 1010 1000 0000	(AC)	\leftarrow (R@HL) AND (AC)		
AND#	@HL	0010 1010 1100 0000	(AC) (@HL)	$\leftarrow (R@HL) \text{ AND (AC)} \\ \leftarrow (@HL)+1$		
AND*	Rx	0010 1011 0XXX XXXX	(AC),(Rx)	$\leftarrow (Rx) AND (AC)$		
AND*	@HL	0010 1011 1000 0000	(AC), (R@HL)	$\leftarrow (R@HL) AND (AC)$		
AND*#	@HL	0010 1011 1100 0000	(AC),(R@HL) (@HL)	$\leftarrow (R@HL) \text{ AND (AC)} \\ \leftarrow (@HL)+1$		
EOR	Rx	0010 1100 0XXX XXXX	(AC)	$\leftarrow (Rx) EOR (AC)$		
EOR	@HL	0010 1100 1000 0000	(AC)	$\leftarrow (R@HL) EOR (AC)$		
EOR#	@HL	0010 1100 1100 0000	(AC) (@HL)	$\leftarrow (R@HL) EOR (AC) \\ \leftarrow (@HL)+1$		
EOR*	Rx	0010 1101 0XXX XXXX	(AC),(Rx)	$\leftarrow (Rx) EOR (AC)$		
EOR*	@HL	0010 1101 1000 0000	(AC),(R@HL)	\leftarrow (R@HL) EOR (AC)		



Inst	truction	Machine Code		Function	Flag/Remark
EOR*#	@HL	0010 1101 1100 0000	(AC),(R@HL) (@HL)	$\leftarrow (R@HL) EOR (AC) \\ \leftarrow (@HL)+1$	
OR	Rx	0010 1110 0XXX XXXX	(AC)	\leftarrow (Rx) OR (AC)	
OR	@HL	0010 1110 1000 0000	(AC)	\leftarrow (R@HL) OR (AC)	
OR#	@HL	0010 1110 1100 0000	(AC) (@HL)	$\leftarrow (R@HL) OR (AC) \leftarrow (@HL)+1$	
OR*	Rx	0010 1111 0XXX XXXX	(AC),(Rx)	\leftarrow (Rx) OR (AC)	
OR*	@HL	0010 1111 1000 0000	(AC),(R@HL)	$\leftarrow (R@HL) OR (AC)$	
OR*#	@HL	0010 1111 1100 0000	(AC),(R@HL) (@HL)	$\leftarrow (R@HL) OR (AC) \leftarrow (@HL)+1$	
ADCI	Ry,D	0011 0000 DDDD YYYY	(AC)	$\leftarrow (Ry) + D + CF$	CF
ADCI*	Ry,D	0011 0001 DDDD YYYY	(AC),(Ry)	$\leftarrow (Ry) + D + CF$	CF
SBCI	Ry,D	0011 0010 DDDD YYYY	(AC)	$\leftarrow (Ry) + D(B) + CF$	CF
SBCI*	Ry,D	0011 0011 DDDD YYYY	(AC),(Ry)	$\leftarrow (Ry) + D(B) + CF$	CF
ADDI	Ry,D	0011 0100 DDDD YYYY	(AC)	\leftarrow (Ry) + D	CF
ADDI*	Ry,D	0011 0101 DDDD YYYY	(AC),(Ry)	\leftarrow (Ry) + D	CF
SUBI	Ry,D	0011 0110 DDDD YYYY	(AC)	$\leftarrow (Ry) + D(B) + 1$	CF
SUBI*	Ry,D	0011 0111 DDDD YYYY	(AC),(Ry)	$\leftarrow (Ry) + D(B) + 1$	CF
ADNI	Ry,D	0011 1000 DDDD YYYY	(AC)	\leftarrow (Ry) + D	
ADNI*	Ry,D	0011 1001 DDDD YYYY	(AC),(Ry)	\leftarrow (Ry) + D	
ANDI	Ry,D	0011 1010 DDDD YYYY	(AC)	\leftarrow (Ry) AND D	
ANDI*	Ry,D	0011 1011 DDDD YYYY	(AC),(Ry)	\leftarrow (Ry) AND D	
EORI	Ry,D	0011 1100 DDDD YYYY	(AC)	\leftarrow (Ry) EOR D	
EORI*	Ry,D	0011 1101 DDDD YYYY	(AC),(Ry)	\leftarrow (Ry) EOR D	
ORI	Ry,D	0011 1110 DDDD YYYY	(AC)	\leftarrow (Ry) OR D	
ORI*	Ry,D	0011 1111 DDDD YYYY	(AC),(Ry)	\leftarrow (Ry) OR D	
INC*	Rx	0100 0000 0XXX XXXX	(AC),(Rx)	\leftarrow (Rx) + 1	CF
INC*	@HL	0100 0000 1000 0000	(AC),(R@HL)	\leftarrow (R@HL) + 1	CF
INC*#	@HL	0100 0000 1100 0000	(AC),(R@HL) (@HL)	$\leftarrow (R@HL) + 1 \leftarrow (@HL) + 1$	CF
DEC*	Rx	0100 0001 0XXX XXXX	(AC),(Rx)	\leftarrow (Rx) – 1	CF
DEC*	@HL	0100 0001 1000 0000	(AC),(R@HL)	$\leftarrow (\text{R}@\text{HL}) - 1$	CF
DEC*#	@HL	0100 0001 1100 0000	(AC),(R@HL) (@HL)	$\leftarrow (\mathbb{R}@\mathrm{HL}) - 1$ $\leftarrow (@\mathrm{HL}) + 1$	CF
IPA	Rx	0100 0010 0XXX XXXX	(AC),(Rx)	\leftarrow (IOA)	
IPB	Rx	0100 0100 0XXX XXXX	(AC),(Rx)	\leftarrow (IOB)	
IPC	Rx	0100 0111 0XXX XXXX	(AC),(Rx)	$\leftarrow (\text{IOC})$	
IPD	Rx	0100 1000 0XXX XXXX	(AC),(Rx)	\leftarrow (IOD)	
MAF	Rx	0100 1010 0XXX XXXX	(AC),(Rx)	← (STS1)	B3 : CF B2 : ZERO B1 : (No use) B0 : (No use)
MSB	Rx	0100 1011 0XXX XXXX	(AC),(Rx)	\leftarrow (STS2)	B3 : SCF3(DPT) B2 : SCF2(HRx) B1 : SCF1(CPT) B0 : BCF
MSC	Rx	0100 1100 0XXX XXXX	(AC),(Rx)	\leftarrow (STS3)	B3 : SCF7(PDV) B2 : PH15 B1 : SCF5(TM1)



Ins	truction	Machine Code		Function	Flag/Remark
					B0 : SCF4(INT)
MCX	Rx	0100 1101 0XXX XXXX	(AC),(Rx)	← (STS3X)	B3 : SCF9(RFC) B2 : (No use) B1 : SCF6(TM2) B0 : SCF8(SKI)
MSD	Rx	0100 1110 0XXX XXXX	(AC),(Rx)	← (STS4)	B3 : (No use) B2 : RFOVF B1 : WDF B0 : CSF
SR0	Rx	0101 0000 0XXX XXXX	(AC)n, (Rx)n (AC)3, (Rx)3	$ \begin{array}{c} \leftarrow (Rx)(n+1) \\ \leftarrow 0 \end{array} $	
SR1	Rx	0101 0001 0XXX XXXX	(AC)n, (Rx)n (AC)3, (Rx)3	$ \begin{array}{c} \leftarrow (\mathbf{Rx})(\mathbf{n+1}) \\ \leftarrow 1 \end{array} $	
SL0	Rx	0101 0010 0XXX XXXX	(AC)n, (Rx)n (AC)0, (Rx)0	$ \begin{array}{c} \leftarrow (\mathbf{Rx})(\mathbf{n-1}) \\ \leftarrow 0 \end{array} $	
SL1	Rx	0101 0011 0XXX XXXX	(AC)n, (Rx)n (AC)0, (Rx)0	$ \begin{array}{c} \leftarrow (\mathbf{Rx})(\mathbf{n-1}) \\ \leftarrow 1 \end{array} $	
DAA		0101 0100 0000 0000	(AC)	$\leftarrow \text{BCD}((\text{AC}))$	CF
DAA*	Rx	0101 0101 0XXX XXXX	(AC),(Rx)	$\leftarrow \text{BCD}((\text{AC}))$	CF
DAA*	@HL	0101 0101 1000 0000	(AC),(R@HL)	\leftarrow BCD((AC))	CF
DAA*#	@HL	0101 0101 1100 0000	(AC),(R@HL) (@HL)	$ \begin{array}{l} \leftarrow \text{BCD}((\text{AC})) \\ \leftarrow (@\text{HL}) + 1 \end{array} $	CF
DAS		0101 0110 0000 0000	(AC)	$\leftarrow \text{BCD}((\text{AC}))$	CF
DAS*	Rx	0101 0111 0XXX XXXX	(AC),(Rx)	$\leftarrow \text{BCD}((\text{AC}))$	CF
DAS*	@HL	0101 0111 1000 0000	(AC),(R@HL)	$\leftarrow BCD((AC))$	CF
DAS*#	@HL	0101 0111 1100 0000	(AC),(R@HL) (@HL)	$ \begin{array}{l} \leftarrow \text{BCD}((\text{AC})) \\ \leftarrow (@\text{HL}) + 1 \end{array} $	CF
LDS	Rx,D	0101 1DDD DXXX XXXX	(AC),(Rx)	← D	
LDH	Rx,@HL	0110 0000 0XXX XXXX	(AC),(Rx)	\leftarrow H(T@HL)	
LDH*	Rx,@HL	0110 0001 0XXX XXXX	(AC),(Rx) (@HL)	$\leftarrow H(T@HL) \\ \leftarrow (@HL) + 1$	
LDL	Rx,@HL	0110 0010 0XXX XXXX	(AC),(Rx)	\leftarrow L(T@HL)	
LDL*	Rx,@HL	0110 0011 0XXX XXXX	(AC),(Rx) (@HL)	$\leftarrow L(T@HL) \\ \leftarrow (@HL) + 1$	
MRF1	Rx	0110 0100 0XXX XXXX	(AC),(Rx)	← (RFC)3-0	
MRF2	Rx	0110 0101 0XXX XXXX	(AC),(Rx)	← (RFC)7-4	
MRF3	Rx	0110 0110 0XXX XXXX	(AC),(Rx)	← (RFC)11-8	
MRF4	Rx	0110 0111 0XXX XXXX	(AC),(Rx)	← (RFC)15-12	
STA	Rx	0110 1000 0XXX XXXX	(Rx)	\leftarrow (AC)	
STA	@HL	0110 1000 1000 0000	@HL	\leftarrow (AC)	
STA#	@HL	0110 1000 1100 0000	@HL (@HL)	$ \begin{array}{c} \leftarrow (AC) \\ \leftarrow (@HL) + 1 \end{array} $	
LDA	Rx	0110 1100 0XXX XXXX	(AC)	\leftarrow (Rx)	
LDA	@HL	0100 1100 1000 0000	(AC)	\leftarrow (R@HL)	
LDA#	@HL	0100 1100 1100 0000	(AC) (@HL)	$ \begin{array}{l} \leftarrow (R @ HL) \\ \leftarrow (@ HL) + 1 \end{array} $	
MRA	Rx	0110 1101 0XXX XXXX	CF	\leftarrow (Rx)3	
MRW	@HL,Rx	0110 1110 0XXX XXXX	(AC),(R@HL)	\leftarrow (Rx)	
MRW#	@HL,Rx	0110 1110 1XXX XXXX	(AC),(R@HL) (@HL)	$ \begin{array}{c} \leftarrow (\mathbf{R}\mathbf{x}) \\ \leftarrow (\widehat{\boldsymbol{a}}\mathbf{HL}) + 1 \end{array} $	
MWR	Rx,@HL	0110 1111 0XXX XXXX	(AC),(Rx)	\leftarrow (R@HL)	



Ins	truction	Machine Code		Function	Flag/Remark
MWR#	Rx,@HL	0110 1111 1XXX XXXX	(AC),(Rx) (@HL)	$\leftarrow (R@HL) \\ \leftarrow (@HL)+1$	
MRW	Ry,Rx	0111 0YYY YXXX XXXX	(AC),(Ry)	\leftarrow (Rx)	
MWR	Rx,Ry	0111 1YYY YXXX XXXX	(AC),(Rx)	\leftarrow (Ry)	
JB0	Х	1000 0XXX XXXX XXXX	(PC)	$\leftarrow X(000h\sim7FFh; 800h\simFFFh)$	if (AC)0 = 1
JB1	Х	1000 1XXX XXXX XXXX	(PC)	$\leftarrow X(000h~7FFh; 800h~FFFh)$	if (AC)1 = 1
JB2	Х	1001 0XXX XXXX XXXX	(PC)	← X(000h~7FFh ; 800h~FFFh)	if (AC)2 = 1
JB3	Х	1001 1XXX XXXX XXXX	(PC)	← X(000h~7FFh ; 800h~FFFh)	if (AC)3 = 1
JNZ	Х	1010 0XXX XXXX XXXX	(PC)	← X(000h~7FFh ; 800h~FFFh)	if (AC) $\neq 0$
JNC	Х	1010 1XXX XXXX XXXX	(PC)	$\leftarrow X(000h\sim7FFh; 800h\simFFFh)$	if CF = 0
JZ	Х	1011 0XXX XXXX XXXX	(PC)	$\leftarrow X(000h~7FFh; 800h~FFFh)$	if (AC) = 0
JC	Х	1011 1XXX XXXX XXXX	(PC)	$\leftarrow X(000h~7FFh; 800h~FFFh)$	if CF = 1
CALL	P,X	1100 XXXX XXXX XXXX	(STACK) (PC)	$\leftarrow (PC) + 1$ $\leftarrow X(000h \sim FFFh)$	
JMP	P,X	1101 XXXX XXXX XXXX	(PC)	$\leftarrow X(000h{\sim}FFFh)$	
TMS	Rx	1110 0000 0XXX XXXX	(AC)3,2 = 11 (AC)3,2 = 10 (AC)3,2 = 01 (AC)3,2 = 00 (AC)1~0, (Rx)3~0	: Ctm = FREQ : Ctm = PH15 : Ctm = PH3 : Ctm = PH9 : Set Timer1 Value	Setting of Timer 1
TMS	@HL	1110 0001 0000 0000	(T@HL)7,6 = 11 (T@HL)7,6 = 10 (T@HL)7,6 = 01 (T@HL)7,6 = 00 (T@HL)5~0	: Ctm = FREQ : Ctm = PH15 : Ctm = PH3 : Ctm = PH9 : Set Timer1 Value	Setting of Timer 1
TMSX	x	1110 001X XXXX XXXX	$\begin{array}{c} X8,7,6=111\\ X8,7,6=110\\ X8,7,6=101\\ X8,7,6=000\\ X8,7,6=011\\ X8,7,6=001\\ X8,7,6=001\\ X8,7,6=000\\ X5,7,6=000\\ X5,7,6=00\\ X5,7,7,7,7\\ X5,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7$: Ctm = PH13 $: Ctm = PH11$ $: Ctm = PH7$ $: Ctm = PH5$ $: Ctm = FREQ$ $: Ctm = FREQ$ $: Ctm = PH15$ $: Ctm = PH3$ $: Ctm = PH9$ $: Set Timer1 Value$	Setting of Timer 1
TM2	Rx	1110 0100 0XXX XXXX	$\begin{array}{l} (AC)3,2 = 11 \\ (AC)3,2 = 10 \\ (AC)3,2 = 01 \\ (AC)3,2 = 00 \\ (AC)1~0, \\ (Rx)3~0 \end{array}$: Ctm = FREQ : Ctm = PH15 : Ctm = PH3 : Ctm = PH9 : Set Timer1 Value	Setting of Timer 2
TM2	@HL	1110 0101 0000 0000	(T@HL)7,6 = 11 (T@HL)7,6 = 10 (T@HL)7,6 = 01 (T@HL)7,6 = 00 (T@HL)7,6 = 00	: Ctm = FREQ : Ctm = PH15 : Ctm = PH3 : Ctm = PH9 : Set Timer1 Value	Setting of Timer 2
TM2X	X	1110 011X XXXX XXXX	X8,7,6=111 X8,7,6=110 X8,7,6=101 X8,7,6=100	: Ctm = PH13 : Ctm = PH11 : Ctm = PH7 : Ctm = PH5	Setting of Timer 2



Instr	ruction	Machine Code		Flag/Remark	
			X8,7,6=011	: Ctm = FREQ	
			X8,7,6=010	: Ctm = PH15	
			X8,7,6=001	: $Ctm = PH3$	
			X8,7,6=000	: $Ctm = PH9$	
			X5~0	: Set Timer2 Value	
			X6	: Enable HEF6	RFC
			X5	: Enable HEF5	KEY_S
			X3 X4	: Enable HEF4	TMR2
SHE	Х	1110 1000 0XXX XXX0			PDV
			X3	: Enable HEF3	
			X2	: Enable HEF2	INT
			X1	: Enable HEF1	TMR1
			X6	: Enable IEF6	RFC
			X5	: Enable IEF5	KEY_S
			X4	: Enable IEF4	TMR2
SIE*	Х	1110 1001 0XXX XXXX	X3	: Enable IEF3	PDV
			X2	: Enable IEF2	INT
			X1	: Enable IEF1	TMR1
			X0	: Enable IEF0	C,DPT
	1		X8	: Reset PH15~11	-,
PLC	Х	1110 101X 0XXX XXXX	X6-0	: Reset HRF6-0	
			X5	: Enable Cx Control	
			X4	: Enable TM2 Control	EN IV
SRF	Х	1110 1100 00XX XXXX	X3	: Enable Counter	ENX
oru			X2	: Enable RH Output	EHM
			X1	: Enable RT Output	ETP
			X0	: Enable RR Output	ERR
			X7	: Enable SRF7	SRF7(KEY_S)
CDE		1110 1101 X0XX X000	X5	: Enable SRF5	SRF5 (INT)
SRE	Х		X4	: Enable SRF4	SRF4 (C Port)
			X3	: Enable SRF3	SRF3 (D port)
			110	: Switch to High Speed	bid 5 (B poit)
FAST		1110 1110 0000 0000		Clock	
				: Switch to Low Speed	
SLOW		1110 1110 1000 0000			
				Clock	
CPHL	Х	1110 1111 XXXX XXXX		Skip next instruction when	
er nil				X7~0=(@HL)7~0	
				: KEY_S release by	
				scanning cycle	
				: KEY_S release by normal	
			VC 1	key scanning	
			X6=1	: Set one of KO1 \sim 16 =1 by	
				X3~0	
			X6=0	: Set all $= 1$	
				: Set all Hi-z	
			X7,5,4=000		
			X7,5,4=001	: Set eight of KO1 \sim 16 =1	
			X7,5,4=010	by X3	
			X7,5,4=10X	X3=0 => KO1~8	
SPKX	Х	1111 0010 XXXX XXXX	11, J, J, T-10/1	X3=1 => KO9~16	
51 KA	^			: Set four of KO1 \sim 16 =1 by	
			V7 5 4 110	X3,2	
			X7,5,4=110	$X3,2=00 => KO1 \sim 4$	
				$X3,2=01 => KO5 \sim 8$	
				$X3,2=01 \Rightarrow K03 = 0$ $X3,2=10 \Rightarrow K09 \sim 12$	
				$X3,2=10 \implies K03 \approx 12$ $X3,2=11 \implies K013 \approx 16$	
			X7,5,4=111	: Set two of KO1~16 =1 by $X^2 = 1$	
				X3,2,1	
				X3~1=000=>KO1,2	
				X3~1=001=>KO3,4	
	1			X2 1 010 . XOF C	
				X3~1=010=>KO5,6	



Inst	ruction	Machine Code	Function		Flag/Remark
				X3~1=100=>KO9,10 X3~1=101=>KO11,12	
				X3~1=110=>KO13,14	
				X3~1=111=>KO15,16	
				: KEY_S release by scanning	
				cycle	
				: KEY_S release by normal	
				key	
			(AC)2=1	scanning	
				: Set one of KO1~16 =1 by (Rx)3~0	
			(AC)2=0	: Set all $= 1$	
			(AC)7,5,4=000	: Set all Hi-z	
			(AC)7,5,4=000	: Set eight of KO1~16 =1	
			(AC)7,5,4=001	by (Rx)3 (Rx)3=0 => KO1~8	
SPK	Rx	1111 0000 0XXX XXXX	(AC)7,5,4=010	(Rx)3=0 => KO1~0 (Rx)3=1 => KO9~16	
			(AC)7,5,4=10X	: Set four of KO1 \sim 16 =1 by	
				(Rx)3,2	
			(AC)7,5,4=110	(Rx)3,2=00 => KO1~4	
				(Rx)3,2=01 => KO5~8 (Rx)3,2=10 => KO9~12	
				$(Rx)3,2=10 \implies KO)^{-12}$ $(Rx)3,2=11 \implies KO13\sim 16$	
				: Set two of KO1 \sim 16 =1 by	
				X3,2,1	
			(AC)7,5,4=111	$(Rx)3 \sim 1=000 => KO1,2$	
				(Rx)3~1=001=>KO3,4 (Rx)3~1=010=>KO5,6	
				$(Rx)^{3} = 010^{-3} RO3,0$ $(Rx)^{3} = 011^{-3} RO7,8$	
				(Rx)3~1=100=>KO9,10	
				$(Rx)3 \sim 1 = 101 = > KO11, 12$	
				(Rx)3~1=110=>KO13,14 (Rx)3~1=111=>KO15,16	
				: KEY_S release by	
				scanning cycle	
			(T@HL)6=1	: KEY_S release by normal	
			(T@HL)6=0	key scanning : Set one of KO1~16 =1 by	
			(1@11L)0=0	(T@HL)3~0	
			(T@HL)7,5,4	: Set all $= 1$	
			= 000		
			(T@HL)7,5,4 = 001	: Set all Hi-z	
			= 001 (T@HL)7,5,4	: Set eight of KO1~16 =1	
			= 010	by	
			(T@HL)7,5,4	(T@HL)3	
SPK	@HL	1111 0001 0000 0000	= 10X	(T@HL)3=0 => KO1~8 (T@HL)2=1 => KO0.16	
				(T@HL)3=1 => KO9~16 : Set four of KO1~16 =1 by	
			(T@HL)7,5,4	(T@HL)3,2	
			= 110	(T@HL)3,2=00 =>	
				KO1~4	
				(T@HL)3,2=01 => KO5~8	
				KO5~8 (T@HL)3,2=10 =>	
			(T@HL)7,5,4	KO9~12	
			= 111	(T@HL)3,2=11 =>	
				K013~16	
				: Set two of KO1~16 =1 by $(T@H) \ge 2.1$	
		1		(T@HL)3,2,1	



Instruction		Machine Code	Function		Flag/Remark
				(T@HL)3~1=000=>KO1,2	
				(T@HL)3~1=001=>KO3,4	
				(T@HL)3~1=010=>KO5,6	
				(T@HL)3~1=011=>KO7,8	
				(T@HL)3~1=100=>KO9,1 0	
				(T@HL)3~1=101=>KO11, 12	
				(T@HL)3~1=110=>KO13, 14	
				(T@HL)3~1=111=>KO15, 16	
RTS		1111 0100 0000 0000	(PC)	← STACK	CALL Return
SCC	X	1111 0100 1X0X XXXX	$\begin{array}{l} X6 = 1 \\ X6 = 0 \\ X4 = 1 \\ X3 = 1 \\ X2,1,0 = 001 \\ X2,1,0 = 010 \\ X2,1,0 = 100 \end{array}$: $Cfq = BCLK$: $Cfq = PH0$ Set IOC Cch Set IOD Cch : $Cch = PH10$: $Cch = PH8$: $Cch = PH6$	
SCA	Х	1111 0101 000X X000	X4 X3	: Enable SEF4 : Enable SEF3	C1-4 D1-4
SPA	X	1111 0101 100X XXXX	X4 X3~0	: Enable IOA4-1 Pull-Low : Set IOA4-1 I/O mode	
SPB	Х	1111 0101 101X XXXX	X4 X3~0	: Enable IOB4-1 Pull-Low : Set IOB4-1 I/O mode	
SPC	X	1111 0101 110X XXXX	X4 X3-0	: Enable IOC4-1 Pull-Low / Low-Level-Hold : Set IOC4-1 I/O mode	
SPD	Х	1111 0101 111X XXXX	X4 X3-0	: Enable IOD4-1 Pull-Low : Set IOD4-1 I/O mode	
SF	x	1111 0110 X00X XXXX	X7 X4 X3 X2 X1 X0	: Enable TM1 Reload function : Enable watchdog timer : HALT after EL driver enable : Enable EL panel driver : Set BCF flag : Set CF	RL1 WDF BCF CF
RF	X	1111 0111 X00X 0XXX	X7 X4 X2 X1 X0	: Disable TM1 Reload function : Disable watchdog timer : Disable EL panel driver : Reset BCF : Reset CF	RL1 WDF BCF CF
ELC	X	1111 10XX XXXX XXXX	X8=1 X8=0 X7,6=11 X7,6=10 X7,6=01 X7,6=00 X9,5,4=101	BCLKX PH0 BCLK/8 BCLK/4 BCLK/2 BCLK 2/3	ELP - CLK BCLKX ELP - DUTY



Instruction		Machine Code	Function		Flag/Remark
			X9,5,4=100 X9,5,4=x11 X9,5,4=x10 X9,5,4=001 X9,5,4=000 X3,2=11 X3,2=10 X3,2=01 X3,2=00	3/4 1/1 1/2 1/3 1/4 PH5 PH6 PH7 PH8	ELC - CLK
			X1,0=11 X1,0=10 X1,0=01 X1,0=00	1/1 1/2 1/3 1/4	ELC - DUTY
ALM	X	1111 110X XXXX XXXX	X8,7,6=111 X8,7,6=100 X8,7,6=011 X8,7,6=010 X8,7,6=001 X8,7,6=000 X5~0	: FREQ : DC "1" : PH3 : PH4 : PH5 : DC "0" ← PH15~10	
SF2	X	1111 1110 0000 XXXX	X3 X2 X1 X0	: Enable INT strong Pull- low dev. : Turn off all Segments : Set DED flag : Enable TM2 Reload function	INTPL RSOFF DED RL2
RF2	X	1111 1110 1000 XXXX	X3 X2 X1 X0	: Disable INT powerful Pull-low : Release Segments : Reset DED flag : Disable TM2 Reload function	INTPL RSOFF DED RL2
HALT		1111 1111 0000 0000	Halt Operation		
STOP		1111 1111 1000 0000	Stop Operation		



Symbol Description

Symbol	Description	Symbol	Description
()	Content of Register	D	Immediate Data
AC	Accumulator	(D)B	Complement of Immediate Data
(AC)n	Content of Accumulator (bit n)	PC	Program Counter
(AC)B	Complement of content of Accumulator	CF	Carry Flag
Х	Address of program or control data	ZERO	Zero Flag
Rx	Address X of data RAM	WDF	Watch-Dog Timer Enable Flag
(Rx)n	Bit n content of Rx	7SEG	7 segment decoder for LCD
Ry	Address Y of working register	BCLK	System clock for instruction
R@HL	Address of data RAM specified by @HL	IEFn	Interrupt Enable Flag
BCF	Back-up Flag	HRFn	HALT Release Flag
@HL	Generic Index address register	HEFn	HALT Release Enable Flag
(@HL)	Content of generic Index address register	Lz	Address of LCD PLA Latch
(@L)	Content of lowest nibble Index register	SRFn	STOP Release Enable Flag
(@H)	Content of middle nibble Index register	SCFn	Start Condition Flag
(@U)	Content of highest nibble Index register	Cch	Clock Source of Chattering prevention ckt.
T@HL	Address of Table ROM	Cfq	Clock Source of Frequency Generator
H(T@HL)	High Nibble content of Table ROM	SEFn	Switch Enable Flag
L(T@HL)	Low Nibble content of Table ROM	FREQ	Frequency Generator setting Value
TMR	Timer Overflow Release Flag	CSF	Clock Source Flag
Ctm	Clock Source of Timer	Р	Program Page
PDV	Pre-Divider	RFOVF	RFC Overflow Flag
STACK	Content of stack	RFC	Resistor to Frequency counter
TM1	Timer 1	(RFC)n	Bit data of Resistor to Frequency counter
TM2	Timer 2		