

tenx reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **Tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **Tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses tenx products for any such unintended or unauthorized application, Buyer shall indemnify and hold tenx and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that tenx was negligent regarding the design or manufacture of the part.

AMENDMENT HISTORY

CONTENTS

FEATURES

- **1. ROM: 4K x 14 bits OTP or 2K x 14 bits TTP™ (Two Time Programmable ROM)**
- **2. RAM: 176 x 8 bits**
- **3. STACK: 6 Levels**
- **4. Oscillation Sources**
	- Fast-clock
		- FXT (Fast Crystal): 1M~24 MHz
		- FIRC (Fast Internal RC): 2/4/8/16 MHz
		- XRC (External R, External C): 10K~3 MHz
	- Slow-clock
		- SXT (Slow Crystal): 32768 Hz
		- XRC (External R, External C): 10K~3 MHz
		- SIRC (Slow Internal RC): 168K/40K/9.8K/2.6 KHz @5V; 128K/30.3K/7.6K/2K @3V
		- TKRC (Touch Key Clock): 128K/64K/16K/4 KHz @5V, un-touched; 80K/40K/10K/2.5K @3V, un-touched

5. Dual System Clock

- \bullet FIRC + SIRC
- \bullet FIRC + SXT
- \bullet FIRC + XRC
- \bullet FIRC + TKRC
- \bullet FXT + SIRC
- \bullet FXT + TKRC
- \bullet XRC + SIRC
- \bullet XRC + TKRC

6. Power Saving Operation Mode

- FAST Mode: Slow-clock can be disabled or enabled
- SLOW Mode: Fast-clock stops, CPU running
- IDLE Mode: Slow-clock running, CPU stops, Timer2 is running
- STOP Mode: All Clocks stop, Wake-up Timer is disabled or enabled
- **7. Operation Voltage and Speed: VDD=1.6V @4 MHz**

8. 3 Independent Timers

- Timer₀
	- 8-bit timer divided by 1~256 pre-scaler option, Counter / Interrupt / Stop function
	- Capture high duty or low duty (pulse width measurement)
	- Overflow and Toggle out
- Timer1
	- 16-bit timer with two pre-scalers, Counter / Interrupt / Stop / Clear&Hold / Set / Reload function
	- Capture period time
	- Overflow and Toggle out
- \bullet Timer2
	- 15-bit timer with 4 interrupt interval time options
	- IDLE mode wake-up timer or used as one simple 15-bit timer base
	- Clock source: SXT / XRC / SIRC / TKRC

9. Interrupt

- Three External Interrupt pins
	- 2 pins are falling edge wake-up triggered
	- 1 pin is rising or falling edge wake-up triggered
- Timer0 / Timer1 / Timer2 / WKT (wake-up) Interrupts
- Comparator output change interrupt

10. PB[7:0] individual pin low level wake up

11. Wake-up (WKT) Timer

• Clocked by built-in RC oscillator with 4 adjustable Interrupt times 0.9 ms/1.8 ms/30 ms/120 ms @5V, 1 ms/2 ms/32 ms/128 ms @3V

12. Watchdog Timer

- Clocked by built-in RC oscillator with 4 adjustable Reset Time 100 ms/200 ms/800 ms/1600 ms @5V, 130 ms/280 ms/1100 ms/2200 ms @3V
- Watchdog timer can be disabled/enabled in STOP mode (WDTSLPSTP, R0Eh.5)

13. 2 Independent PWMs

- \bullet PWM 0
	- 8-bit with 1~8 pre-scalers, period-adjustable / duty-adjustable / Clear&Hold / Non-inverting or inverting output.
- PWMA:
	- 8+2 bits, duty-adjustable controlled PWM

14. One analog voltage comparator

15. 15-channel Touch Key, supports one key wakeup for low power consumption

16. Reset Sources

Power On Reset / Watchdog Reset / Low Voltage Reset / External Pin Reset

17. Low Voltage Reset Option: LVR1.5V, LVR1.5V disable in SLEEP, LVR2.3V, LVR3.2V

18. Operation Voltage: Low Voltage Reset level to 5.5V

- fosc = 4 MHz, $1.7V \approx 5.5V$
- fosc = 8 MHz, $1.8V \sim 5.8V$
- fosc = 12 MHz, $2.1V \approx 5.5V$
- fosc = 16 MHz, $3.1V \approx 5.5V$
- fosc = 24 MHz, $4.0V \approx 5.5V$

19. Operating Temperature Range: -40°C to +85°C

20. Instruction set: 36 Instructions

21. Instruction Execution Time

• 2 oscillation clocks per instruction except branch

22. I/O ports: Maximum 29 programmable I/O pins

- Pseudo-Open-Drain Output
- Open-Drain Output
- CMOS Push-Pull Output
- Schmitt Trigger Input with pull-up resistor option

23. Package Types:

- 24-pin DIP (300 mil), SOP (300 mil)
- 28-pin DIP (300/600 mil), SOP (300 mil)
- 32-pin DIP (600 mil), SOP (300/450 mil)

24. Supported EV board on ICE

EV board: EV2787

BLOCK DIAGRAM

PIN ASSIGNMENT

PIN DESCRIPTION

PIN SUMMARY

Symbol: P.P. $=$ Push-Pull Output

P.O.D. = Pseudo Open Drain

 $O.D. = Open Drain$

 $SYS = by SYSCFG bit$

FUNCTIONAL DESCRIPTION

1. CPU Core

1.1 Clock Scheme and Instruction Cycle

The system clock is internally divided by two to generate Q1 state and Q2 state for each instruction cycle. The Programming Counter (PC) is updated at Q1 and the instruction is fetched from program ROM and latched into the instruction register in Q2. It is then decoded and executed during the following Q1-Q2 cycle. Branch instructions take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

1.2 Addressing Mode

There are two Data Memory Planes in CPU, R-Plane and F-Plane. The registers in R-Plane are writeonly. The "MOVWR" instruction copy the W-register's content to R-Plane registers by direct addressing mode. The lower locations of F-Plane are reserved for the SFR. Above the SFR is General Purpose Data Memory, implemented as static RAM. F-Plane can be addressed directly or indirectly. Indirect Addressing is made by INDF register. The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer). The first half of F-Plane is bit-addressable, while the second half of F-Plane is not bit-addressable.

1.3 Programming Counter (PC) and Stack

The Programming Counter is 12-bit wide capable of addressing a 4K x 14 OTP ROM. As a program instruction is executed, the PC will contain the address of the next program instruction to be executed. The PC value is normally increased by one except the followings. The Reset Vector (000h) and the Interrupt Vector (001h) are provided for PC initialization and Interrupt. For CALL/GOTO instructions, PC loads 12 bits address from instruction word. For RET/RETI/RETLW instructions, PC retrieves its content from the top level STACK. For the other instructions updating PC [7:0], the PC [11:8] keeps unchanged. The STACK is 12-bit wide and 6-level in depth. The CALL instruction and hardware interrupt will push STACK level in order. While the RET/RETI/RETLW instruction pops the STACK level in order.

1.4 ALU and Working (W) Register

The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. In two-operand instructions, typically one operand is the W register, which is an 8-bit non-addressable register used for ALU operations. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either W register or a file register. Depending on the instruction executed, the ALU may affect the values of Carry (C), Digit Carry (DC), and Zero (Z) Flags in the STATUS register. The C and DC flags operate as a /Borrow and /Digit Borrow, respectively, in subtraction.

Note: /Borrow represents inverted of Borrow register.

/Digit Borrow represents inverted of Digit Borrow register.

1.5 STATUS Register

This register contains the arithmetic status of ALU and the reset status. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect those bits.

1.6 Interrupt

This device has 1 level, 1 vector and eight interrupt sources. Each interrupt source has its own enable control bit. An interrupt event will set its individual pending flag; no matter its interrupt enable control bit is 0 or 1. Because TM57PE40 has only 1 vector, there is not an interrupt priority register. The interrupt priority is determined by F/W.

If the corresponding interrupt enable bit has been set (INTE), it would trigger CPU to service the interrupt. CPU accepts interrupt in the end of current executed instruction cycle. In the mean while, a "CALL 001" instruction is inserted to CPU, and i-flag is set to prevent recursive interrupt nesting.

The i-flag is cleared in the instruction after the "RETI" instruction. That is, at least one instruction in main program is executed before service the pending interrupt. The interrupt event is level triggered. F/W must clear the interrupt event register while serving the interrupt routine.

2. Chip Operation Mode

2.1 Reset

This device can be RESET in four ways.

- Power-On-Reset
- Low Voltage Reset (LVR)
- External Pin Reset (PA7)
- Watchdog Reset (WDT)

After Power-On-Reset, all system and peripheral control registers are then set to their default hardware Reset values. The clock source, LVR level and chip operation mode are selected by the SYSCFG register value. The Low Voltage Reset features static reset when supply voltage is below a threshold level. There are three threshold levels can be selected. The LVR"s operation mode is defined by the SYSCFG register. There are three voltage selections for the LVR threshold level. LVR32 is suitable for application with V_{DD} is more than 3.6V, LVR23 is suitable for application with V_{DD} is more than 2.7V, and LVR15 is suitable for application with V_{DD} is more than 1.9V. If operating frequency is faster than 16 MHz, choose LVR 3.2V is recommended.

See the following LVR Selection Table; user must also consider the lowest operating voltage of operating frequency.

LVR Selection Table:

The External Pin Reset and Watchdog Reset can be disabled or enabled by the SYSCFG register. These two resets also set all the control registers to their default reset value. The TO/PD flags is not affected by these resets.

2.2 System Configuration Register (SYSCFG)

The System Configuration Register (SYSCFG) is located at ROM address FFCh. The SYSCFG determines the option for initial condition of MCU. It is written by PROM Writer only. User can select clock source, LVR threshold voltage and chip operation mode by SYSCFG register. The default value of SYSCFG is 14'b11_1111_111x_xxxx. The 13th bit of SYSCFG is code protection selection bit. If this bit is 0, the data in PROM will be protected, when user read PROM.

2.3 PROM Re-use ROM

The PROM of this device is 4K words. For some F/W program, the program size could be less than 2K words. To fully utilize the PROM, the device allows users to reuse the PROM. This feature is named as Two Time Programmable (TTP) ROM. While the first half of PROM is occupied by a useless program code and the second half of the PROM remains blank, users can re-write the PROM with the updated program code into the second half of the PROM. In the Re-use mode, the Reset Vector and Interrupt Vector are re-allocated at the beginning of the PROM"s second half by the Assembly Compiler. Users simply choose the "REUSE" option in the ICE tool interface, and then the Compiler will move the object code to proper location. That is, the user"s program still has reset vector at address 000h, but the compiled object code has reset vector at 200h. In the SYSCFG, if nPROTECT=0 and nREUSE=1, the Code protection area is first half of PROM. This allows the Writer tool to write then verify the Code during the Re-use Code programming. After the Re-use Code being written into the PROM's second half, user should write "nREUSE" control bit to "0". In the mean while, the Code protection area becomes the whole PROM except the Reserved Area.

2.4 Dual System Clock

TM57PE40 is designed with dual-clock system. There are six kinds of clock source, FXT (Fast Crystal) Clock, SXT (Slow Crystal) Clock, XRC (External RC) Clock, SIRC (Slow Internal RC) Clock, FIRC (Fast Internal RC) and TKRC (Touch Key Clock). Each clock source can be applied to CPU kernel as system clock. When in IDLE mode, only Slow-clock can be configured to keep oscillating to provide clock source to Timer2 block. Refer to the figure below.

Clock Scheme Block Diagram

FAST Mode

After power on or reset, TM57PE40 enters FAST mode. In FAST mode, TM57PE40 can select FXT, XRC or FIRC as its CPU clock by SYSCFG[9:8] setting. Besides, firmware can also enable or disable the Slow-clock for the Timer2 system operating.

In this mode, the program is executed using Fast-clock as CPU clock (CPUCLK). The Timer0, Timer1, PWM0, PWMA blocks are also driven by Fast-clock. Timer2 can also be driven by Fast-clock by setting TM2CLKS=1 and SELSUB=0.

SLOW Mode

In SLOW mode, TM57PE40 can select SXT, XRC, SIRC or TKRC as its CPU clock by R-Plane control register (SUBTYP[1:0]). In this mode, the Fast-clock is stopped and Slow-clock is enabled for power saving. All peripheral blocks (Timer0, Timer1, PWM0, PWMA, etc...) clock sources are Slow-clock in the SLOW mode.

IDLE Mode

If Slow-clock is enabled and TM2CLKS=0 before executing the SLEEP instruction, the TM57PE40 enters the IDLE mode. In this mode, the Slow-clock will continue running to provide clock to Timer2 block. CPU stop fetching code and all blocks are stop except Timer2 related circuits.

STOP Mode

If Slow-clock is disabled before executing the SLEEP instruction, every block is turned off and the TM57PE40 enters the STOP mode. STOP mode is similar to IDLE mode. The difference is all clock oscillators either Fast-clock or Slow-clock is power down and no clock is generated.

2.5 Dual System Clock Modes Switching

TM57PE40 is operated in one of four modes: FAST mode, SLOW mode, IDLE mode, and STOP mode.

CPU Operation Block Diagram

(1) if WDT or WKT function is enabled

• FAST mode switches to SLOW mode

FAST mode can be chosen by SYSCFG [9:8] when equals to 11(FXT), 00(XRC), or 01(FIRC). The following steps are suggested to be executed by order when FAST mode switches to SLOW mode:

- (1) Enable Slow-clock (SUBE=1)
- (2) Switch to Slow-clock (SELSUB=1)
- (3) Stop Fast-clock (STPFCK=1)
- SLOW mode switches to FAST mode

SLOW mode can be enabled by SUBE bit and SELSUB bit in CLKCTRL register. The following steps are suggested to be executed by order when SLOW mode switches to FAST mode:

- (1) Enable Fast-clock (STPFCK=0)
- (2) Switch to Fast-clock (SELSUB=0)
- (3) Stop Slow-clock (SUBE=0)
- Note: Stop Slow-clock (SUBE=0) is optional. Slow-clock can keep oscillating to provide Timer2 counter block in FAST mode.
- **IDLE** mode Setting

The IDLE mode can be configured by following setting in order:

- (1) Enable Slow-clock (SUBE=1)
- (2) Switch Timer2 clock source to Slow-clock (TM2CLKS=0)
- (3) Execute SLEEP instruction

IDLE mode can be waken up by XINT, PBWAKUP, WKT timer interrupt and Timer2 interrupt.

• STOP Mode Setting

The STOP mode can be configured by following setting in order:

- (1) Stop Slow-clock (SUBE=0)
- (2) Execute SLEEP instruction

STOP mode can be waken up by XINT, PBWAKUP and WKT timer interrupt.

PA3/PA4 IO setting notes in dual clock mode

Note: In Slow-clock mode PA3 and PA4 must enable internal pull-high. If Slow-clock select SXT or XRC mode, the PA3 and PA4 IO setting list as below

※:Don"t care

3. Peripheral Functional Block

3.1 Watchdog (WDT) / Wakeup (WKT) Timer

The WDT and WKT share the same internal RC Timer (SIRC). The overflow period of WDT, WKT can be selected by individual both four options (WDTPSC[1:0], WKTPSC[1:0]). The WDT timer is cleared by the CLRWDT instruction. If the Watchdog is enabled (WDTE=1), the WDT generates the chip reset signal. Set WDTSLPSTP (R0Eh.5) to '1' can let WDT timer stop counting after executing SLEEP instruction, ie. WDTSLPSTP=0 WDT timer is always keep counting even if the SLEEP instruction is executed.

The WKT timer is an interval time, if WKT timer out will generate WKT Interrupt Flag (WKTIF). The WKT timer is cleared/stopped by WKTIE=0. Set WKTIE=1, the WKT timer will always count regardless at any CPU operating mode.

WDT/WKT Block Diagram

3.2 Timer0

The Timer0 is an 8-bit wide register of F-Plane 01h. It can be read or written as any other register of F-Plane. Besides, Timer0 increases itself periodically and automatically rolls over based on the pre-scaled clock source, which can be the instruction cycle or T0CKI (PE2) rising/falling input or Touch Key oscillating clock (TKRC) rising/falling. The Timer0 increase rate is determined by "Timer0 Pre-Scale" (TM0PSC) register in R-Plane. The Timer0 can generate interrupt flag (TM0IF) when it counts to rolls over if Timer0 Interrupt enable (TM0IE) is set. Timer0 can be stopped counting if the STOPTM0 bit is set. TM0TGL is an output signal that toggles when Timer0 overflows.

Timer0 can be configured as Capture mode. If T0CAPTURE bit is set to "1", Timer0 will not count until the CAPT pin (i.e. PA0) is high level (CAPOLARITY=0) or low level (CAPOLARITY=1).

Timer0 can also be used to measure the pulse with and period capture on CAPT pin. This function needs the Timer1 and INT0 external interrupt. Software control details will be discussed step by step.

Timer0 Block Diagram

The following timing diagram describes the Timer0 works in pure timer mode.

When the Timer0 prescaler (TM0PSC) is written, the internal 8-bit prescaler will be cleared to 0 to make the counting period correct at the first Timer0 count. TM0CLK is the internal signal that causes the Timer0 to increase by 1 at the end of TM0CLK. TM0WR is also the internal signal that indicates the Timer0 is directly written by instruction; meanwhile, the internal 8-bit prescaler will be cleared. When Timer0 counts from FFh to 00h, TM0IF (Timer0 Interrupt Flag) will be set to 1 and generate interrupt if TM0IE (Timer0 Interrupt Enable) is set.

Timer0 works in Timer mode

The following timing diagram describes the Timer0 works in counter mode.

If SELT0I=1 then the Timer0 counter source clock is from T0CKI pin (TM0TKS=0) or Touch Key module (TM0TKS=1). T0CKI or TKRC signal is synchronized by instruction cycle (i.e. Fcpuclk/2), that means the high/low time durations of T0CKI/TKRC must be longer than one instruction cycle time to guarantee each T0CKI"s/TKRC"s change will be detected correctly by the synchronizer.

3.3 Timer1

Timer1 is a 16-bit counter used as Capture/Timer mode with 16-bit auto-reload register. Timer1 can only be accessed by reading F-plane TM1H and TM1L. Writing TM1H and TM1L is actually writing to Timer1 reload registers. The clock sources of Timer1 are Fcpuclk and Fcpuclk/2, selected by TM1PSC. Setting the bit CLRTM1 will clear Timer1 and hold Timer1 on 0000h. Setting the STOPTM1 bit will stop Timer1 counting. TM1TGL is an output signal that toggles when Timer1 overflow.

Timer1 Block Diagram

Note that writing to TM1H and TM1L is actually writing to Timer1 reload register, while reading TM1H and TM1L is actually reading the Timer1 counter itself. That is, Timer1 counter and Timer1 reload register share two addresses (0ah, 0bh) of F-plane.

Timer1 can also works with Capture mode. When works in Capture mode, Timer1 will start counting when the CLRTM1 bit is cleared and the first falling edge of CAPT pin (if CAPOLARITY=0) is coming. When the 2nd falling edge of CAPT pin is coming, Timer1 stops counting and hold the value. When the 3rd falling edge of CAPT pin is coming, the Timer1 continue counting. The following figure shows the detail timing diagram.

Timer1 works in Capture mode (CAPOLARITY=0, implies CAPT falling edge)

3.4 Timer0 and Timer1 Used for Pulse Width and Period Capture

Timer0 and Timer1 can cooperate to measure the signal period and duty cycle time. The key is multifunction of PA0 (CAPT, INT0). Suppose that:

- SELT0I=0 and TM0TKS=0, Timer0 prescaler increases per instruction cycle.
- T0CAPTURE=1, T1CAPTURE=1. Timer0 and Timer1 work in Capture mode.
- PA0 pin (CAPT pin) interrupts every falling edge.
- CAPOLARITY=0, **Timer1** starts/holds in turn when PA0 pin (CAPT pin) falling edge is coming. **Timer0** starts counting when PA0 pin (CAPT pin) is in logic "1" level, and holds the Timer0 value when PA0 pin (CAPT pin) is in logic '0' level.
- Timer1 is used to measure the signal period, Timer0 is used to measure the PA0 (CAPT pin) in logic "1" time (i.e. the duty cycle of the signal).

The following figure shows how to use Timer0 and Timer1 to measure the PA0 (CAPT pin) signal's period and duty cycle (CAPOLARITY=0).

Timer0 and Timer1 are used to measure the signal on CAPT pin.

Follow the steps below to start measuring the CAPT pin's period and duty cycle.

- 1. Stop Timer0 by firmware (STOPTM0=1, Timer0 will be stopped and hold)
- 2. Clear Timer1 by firmware (CLRTM1=1)
- 3. Clear Timer0 by directly write 00h to Timer0 (Timer0 is still hold)
- 4. Once CAPT pin falling edge is coming, the Timer1 starts counting; meanwhile the PA0 interrupt is generated and STOPTM0 is cleared by the firmware. Now the Timer0 is ready to count when CAPT pin goes high)
- 5. CAPT pin rising edge is coming, Timer0 starts counting until the CAPT pin returns to 0 and holds the counting value. Timer1 also stops counting and holds the value.
- 6. PA0 interrupt is generated again, firmware stops Timer1 and Timer0 to read the period and duty cycle.

It is not necessary to use both Timer0 and Timer1. If only the duty cycle (CAPT high time) needs to be measured, there is no need to use Timer1 to measure the period. In such case, user can set the T0CAPTURE=1 and T1CAPTURE=0. Timer0 is counting up only when CAPT pin is "1". Note that the internal prescaler will be kept to next Timer0 count, so it will not lose the counting accuracy.

Timer0 is used to measure the high (or low) time on CAPT pin

3.5 Timer2: 15-bit Timer

The Timer2 is a 15-bit counter and the clock sources are from either Fcpuclk/128 or Slow-clock. It is used to generate time base interrupt and Timer2 counter block clock. The Timer2 content cannot be read by instructions. It generates interrupt flag (TM2IF) with the clock divided by 32768/16384/8192/128 depends on TM2PSC[1:0] register bits. The following figure shows the block diagram of Timer2.

Timer2 Block Diagram

Example:

CPU operating procedure is from SLOW (SXT=32 KHz) switch to IDLE mode and executes the wake up interrupt subroutine per 0.5 sec.

[CPU running at SLOW mode, STPFCK=1, SUBE=1, SELSUB=1, WDTE=0]

3.6 PWM0: 8-bit PWM

The chip has a built-in 8-bit PWM generator. The source clock comes from Fcpuclk divided by 1, 2, 4, and 8. The PWM0 duty cycle can be changed by writing to PWM0DUTY, writing to PWM0DUTY will not change the current PWM0 duty until the current PWM0 period completes. When current PWM0 period is finish, the new value of PWM0DUTY will be updated to the PWM0BUF.

The PWM0INV can inverse the PWM0 output. PWM0 alternative output channel can be PA5 or PD6 by PWM0CH bit control, if PWM0E is set to 1. Setting the CLRPWM0 bit will clear the PWM0 counter and load the PWM0DUTY to PWM0BUF, CLRPWM0 bit must be cleared so that the PWM0 counter can count. The following figure shows the block diagram of PWM0.

PWM0 Block Diagram

The following figure shows the PWM0 waveforms. When CLRPWM0 bit is set to '1', the PWM0 output is cleared to "0" no matter what its current status is. Once the CLRPWM0 bit is cleared to "0", the PWM0 output is set to '1' to begin a new PWM cycle. PWM0 output will be '0' when PWM0CNT greater than or equals to PWM0BUF. PWM0CNT keeps counting up when equals to PWM0PROD, the PWM0 output is set to '1' again.

The PWM0 period can be set by writing period value to PWM0PROD register. Note that changing the PWM0PROD is immediately changing the PWM0PROD values in the Figure that is different from PWM0DUTY which has PWM0BUF to update the duty at the end of current period. The Programmer must pay attention to the current time to change PWM0PROD by observing the following figure. There is a digital comparator that compares the PWM0CNT and PWM0PROD, if PWM0CNT is larger than PWM0PROD after setting the PWM0PROD, a fault long PWM cycle will be generated because PWM0CNT must count to overflow then keep counting PWM0PROD to finish the cycle.

PWM0 duty/period calculation is as follows:

- The PWM0 output duty = PWM0DUTY / (PWM0PROD + 1) If PWM0DUTY = $80H$, PWM0PROD = FFH, the PWM0 output duty will be 50%
- The PWM0 output frequency = (Fcpuclk) / (PWM0 Prescaler) / (PWM0PROD + 1)

PWM0PSC=2'b10, the PWM0 Prescaler = 4 (Fcpuclk divided by 4) PWM0 period data (PWM0PROD) = 39 Fcpuclk=4 MHz PWM0 output frequency $=(4M)/(4)/(40) = 25000$ Hz

3.7 PWMA: (8+2) bits PWM

The PWM can generate fix frequency waveform with 1024 duty resolution based on System Clock (Fcpuclk). A spread LSB technique allows PWM to run its frequency at "System Clock divided by 256" instead of "System Clock divided by 1024", which means the PWM is 4 times faster than normal. The advantage of higher PWM frequency is that the post RC filter can transform the PWM signal to more stable DC voltage level. The PWM output signal reset to low level whenever the 8-bit base counter matches the 8-bit MSB of PWM duty register (PWM0DUTY). When the base counter rolls over, the 2 bit LSB of PWM duty register decides whether to set the PWM output signal high immediately or set it high after one clock cycle delay.

3.8 Analog Comparator

TM57PE40 includes an analog comparator. It can be enabled by CMPEN which is in (R10h.7). The analog comparator compares the input values on the positive pin Vin+ and negative pin Vin-. When the voltage on positive pin is higher than the voltage on the negative pin, the analog comparator out (CMPO) is set. The output status CMPST can be read from (F0Dh.0) or output to pin by setting CMPOE which in (R10h.5). The analog comparator can generate interrupt flag (CMPIF) when the output status changes. The user can select interrupt triggering on comparator output rise or fall. The input source of negative pin can be selected from IN0- or IN1- by CMPINNS. The analog comparator support internal reference voltage. The internal reference voltage provides the range of output voltage with 15 distinct levels. The range can be selected by CMPINPS[3:0]. A block diagram of the analog comparator is shown below.

Comparator Block Diagram

3.9 Touch Key

The Touch Key Module outputs the oscillation clock to both WKT module and Timer0 module. The TKRC to Timer0 is like T0I input. Touch Key module consists of a RC oscillator, 16-to-1 analog input select, TKSPEED control bits select the output of the frequency divider. The frequency divider divides the oscillation clock by 1, 2, 8, and 32. If WKTKRCS bit is 1, the divided clock will be sent to WKT module; whereas if TM0TKS bit is 1, the divided clock will be sent to Timer0 module. Timer0 counts at the rising or falling edge depends on T0IEDGE bit.

If the human finger tips close to the touch pad, the equivalent capacitance of C will be increased, that is, the oscillation frequency will be decreased.

Based on the above thesis, user program needs to observe what input channel causes the lowest Timer0 counting value in a fixed period of time, which channel of key is touched or the finger is just approaching.

To distinguish what channel counting value is the lowest, we need another Timer (Timer1, Timer2, or WKT Timer) to set up a proper interval of time that Timer0 will not count to overflow. Based on this fixed time interval, the user program switches the Touch Key channels one after another and finds the lowest value of Timer0, which is the key in touching or approaching.

The Touch Key Oscillation circuit structure is similar to WKT, therefore, if using WKT module to calculate touch key counts will obtain the best performances, independent both the temperature and voltage coefficient.

Touch Key Oscillator Block Diagram

3.9.1 Touch Key Using Timer0 and WKT Timer

3.9.2 Touch Key using Timer0 and Timer1 timer

3.10 System Clock Oscillator

System clock can be operated in four different oscillation modes, which is selected by setting the CLKS in the SYSCFG register. In Slow/Fast Crystal (SXT/FXT) mode, a crystal or ceramic resonator is connected to the Xin and Xout pins to establish oscillation. In external RC (XRC) mode, the external resistor and capacitor determine the oscillation frequency. In the fast internal RC (FIRC) mode, the onchip oscillator generates 16/8/4/2 MHz system clock, which controlled by register FIRCSEL[1:0] bits .

External Oscillator Circuit (Crystal or Ceramic)

External RC Oscillator

4. I/O Port

4.1 PA0-2

These pins can be used as Schmitt-trigger input, CMOS push-pull output or "pseudo-open-drain" output. The pull-up resistor is assignable to each pin by S/W setting. To use the pin in Schmitt-trigger input mode, S/W needs to set the PAE=0 and PAD=1. To use the pin in pseudo-open-drain mode, S/W sets the PAE=0.The benefit of pseudo-open-drain structure is that the output rise time can be much faster than pure open-drain structure. S/W sets PAE=1 to use the pin in CMOS push-pull output mode. Reading the pin data (PAD) has different meaning. In "Read-Modify-Write" instruction, CPU actually reads the output data register. In the others instructions, CPU reads the pin state. The so-called "Read-Modify-Write" instruction includes BSF, BCF and all instructions using \overline{F} -Plane as destination.

4.2 PA3-6, PB0-7, PD0-7, PE0-4

These pins are almost the same as PA0-2, except they do not support pseudo-open-drain mode. They can be used in pure open-drain mode, instead.

4.3 PA7

PA7 can be only used in Schmitt-trigger input mode. The pull-up resistor is always connected to this pin.

MEMORY MAP

F-Plane

R-Plane

INSTRUCTION SET

Each instruction is a 14-bit word divided into an Op Code, which specifies the instruction type, and one or more operands, which further specify the operation of the instruction. The instructions can be categorized as byte-oriented, bit-oriented and literal operations list in the following table.

For byte-oriented instructions, "f" or "r" represents the address designator and "d" represents the destination designator. The address designator is used to specify which address in Program memory is to be used by the instruction. The destination designator specifies where the result of the operation is to be placed. If "d" is "0", the result is placed in the W register. If "d" is "1", the result is placed in the address specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator, which selects the number of the bit affected by the operation, while "f" represents the address designator. For literal operations, "k" represents the literal or constant value.

Description Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in to the PC. Interrupts are enabled. This is a two-cycle instruction. Cycle 2
Example RETI

Example

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

2. DC Characteristics ($T_A = 25^{\circ}C$, $V_{DD} = 2.0$ V to 5.5 V)

3. Clock Timing $(T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

4. Reset Timing Characteristics $(T_A = 25^{\circ}C)$

5. LVR Circuit Characteristics $(T_A = 25^{\circ}C)$

6. Comparator Characteristics $(T_A = 25^{\circ}C)$

7. Characteristic Graphs

PACKAGING INFORMATION

The ordering information:

DIP-24 (300 mil)

 $\overline{\text{NOTES}}$:

 $1.$ $\mathbf{\tilde{D}}''$, $\mathbf{\tilde{E}}1''$ DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOTEXCEED .010 INCH.

2. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.

3. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.

4. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MININUM.

 $5.$ DATUM PLANE \boxplus COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.

SOP-24 (300 mil)

 $\underline{\mathbb{A}}$ *NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.

DIP-28 (300 mil)

DIP-28 (600 mil)

NOTES : E1 DOES NOT INCLUDE MOLD FLASH.

SOP-28 (300 mil)

 $\underline{\mathbb{A}}$ * NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.

DIP-32 (600 mil)

SOP-32 (300 mil)

 $\underline{\mathbb{A}}$ *NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.

SOP-32 (450 mil)

 $\underline{\mathbb{A}}$ *NOTES : DIMENSIONS "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .15mm (.006 in) PER SIDE. DIMENSIONS "E1" DOES NOT INCLUDE INTER-LEAD FLASH, OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED .25mm (.010 in) PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION.