

十速

TM57PA10/10A

DATA SHEET

Rev V2.6

tenx reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. Tenx does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Tenx products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses tenx products for any such unintended or unauthorized application, Buyer shall indemnify and hold tenx and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that tenx was negligent regarding the design or manufacture of the part.



AMENDMENT HISTORY

Version	Date	Description
V1.0	Oct, 2009	New release
V1.1	Nov, 2009	1. Modify the range of the operands of CALL and GOTO instructions to 3FF.
		2. Modify the description of the f, r, and k in the related instructions.
		3. Revise the description and op-code of CALL and GOTO
		instructions.
V1.2	Jan, 2010	Modify the info about contents, feature, pin assignment, package
		information of each package type.
V1.3	Jan, 2010	Modify the product No. TM57PA10
V1.4	Aug, 2010	1. Modify the figure of the Block Diagram.
		2. Modify the PBD RST value from FF to 3F.
		3. Modify the range of the operands f:00h ~ 5Fh to f:00h ~7Fh.
V1.5	Dec, 2010	1. Modify description related to CFG5.
		2. Update IRC vs Vdd characteristics graph.
		3. Add description about Internal RC mode bypass cap.
V1.6	Dec, 2010	1. Add product No. TM57PA10A.
		2. Add description in Internal RC in Features section.
		3. Add description in IRCS in SYSCFG section.
		4. Modify the LVR option.
		5. Modify the Power Supply Current in DC Characteristics section.
V1.7	Oct, 2011	Modify the package type data
V1.8	Dec, 2011	Add Ordering Information table in the Packaging Information section.
		1. Add the Electrical Characteristics specs in the Features section.
V1.9	Jan, 2012	2. Add description in Reset section.
	ĺ	3. Merge the information about LVR Circuit Characteristics into DC
		Characteristics table.
		1. Add package type 14-DIP/SOP in Features section and Packaging
1/2 0	E 1 2012	Information section.
V2.0	Feb, 2012	2. Add pin assignment diagram for 14-DIP/SOP in Pin Assignment section.
		3. Add package outline diagram for 14-DIP/SOP.
V2.1	Jul, 2012	Modify Electrical Characteristics data.
V 2.1	Jul, 2012	Modify Block Diagram figure.
V2.2	Apr, 2013	
V 2.2	Ap1, 2013	2. Modify I/O port figure.3. Modify Ordering Information.
		Modify Ordering information: Add supported EV board on ICE.
V2.3	Jun, 2013	2. Add pin summary.
V2.4	Aug, 2013	Modify Ordering Information.
V2.5	Jun, 2014	Modify ADC example code.
. 2.5	2011, 2011	1. LVR table update (p14)
V2.6	Dec, 2015	2. DC Characteristics update (p45)
. 2.0	200, 2013	3. New LVR vs Temperature in Characteristic Graphs (p49)
L	L	the state of the s

DS-TM57PA10_10A_E 2 Rev 2.6, 2015/12/29



CONTENTS

AMI	ENDMENT HISTORY	2
CON	NTENTS	3
FEA	ATURES	5
BLO	OCK DIAGRAM	6
PIN	ASSIGNMENT	7
PIN	DESCRIPTION	8
	SUMMARY	
	NCTIONAL DESCRIPTION	
	CPU Core	
	1.1 Clock Scheme and Instruction Cycle	
	1.2 Addressing Mode	
	1.3 Programming Counter (PC) and Stack	
	1.4 ALU and Working (W) Register	12
	1.5 STATUS Register	
	1.6 Interrupt	
2.	Chip Operation Mode	14
	2.1 Reset	14
	2.2 System Configuration Register (SYSCFG)	
	2.3 PROM Re-use	
	2.4 Power-Down Mode	
3.	Peripheral Functional Block	17
	3.1 Watchdog (WDT) / Wakeup (WKT) Timer	17
	3.2 8-bit Timer/Counter (Timer0) with Pre-scale (PSC)	
	3.3 Timer1: 8-bit Timer with Pre-scale (PSC)	
	3.4 8+2 bit PWM	
	3.5 12-bit ADC	
4	I/O Port	
4.		
	4.1 PAO-2	
	4.2 4.2 PA3-6 & PB0-5	
MEN	MORY MAP	
	-Plane	
	-Plane	
INCT	TRUCTION SET	32



ELECTRICAL CHARACTERISTICS	44
1. Absolute Maximum Ratings	44
2. DC Characteristics	45
3. Clock Timing	46
4. Reset Timing Characteristics	46
5. ADC Electrical Characteristics	46
PACKAGING INFORMATION	50
14-DIP Package Dimension	51
14-SOP Package Dimension	52
16-DIP Package Dimension	53
16-SOP Package Dimension	



FEATURES

1. ROM: 1K x 14 bits OTP or 512 x 14 bits TTPTM (Two Time Programmable ROM)

2. RAM: 64 x 8 bits

3. STACK: 5 Levels

4. I/O ports: Two Bit programmable I/O ports (Max. 14 pins)

5. Timer0/Counter: 8-bit timer/counter with divided by 1~256 pre-scale option

6. Timer1: 8-bit auto-reloadable timer with divided by 1~256 pre-scale option

7. Two 8+2 bit PWM channels capable of 1024 duty resolution

8. 12-bit ADC with 6 channels input

9. Watchdog/Wakeup Timer: On chip Timer based on internal RC oscillator, 10~130 ms wakeup time

10. Reset: Power On Reset, Watchdog Reset, Low Voltage Reset, External pin Reset

11. System Clock Mode:

• Slow Crystal: 32 KHz

• Fast Crystal: 455 KHz ~24 MHz

• Internal RC: 4 MHz (TM57PA10), 4 MHz/12 MHz (TM57PA10A)

External RC

12. 2-Level Low Voltage Reset: 2.0V/2.9V (Can be disabled)

13. Operation Voltage: Low Voltage Reset Level to 5.5V

• $fosc = 4 \text{ MHz}, 2.4 \text{V} \sim 5.5 \text{V}$

• $fosc = 8 \text{ MHz}, 2.5 \text{V} \sim 5.5 \text{V}$

• $fosc = 12 \text{ MHz}, 2.7\text{V} \sim 5.5\text{V}$

• $fosc = 16 \text{ MHz}, 3.1 \text{ V} \sim 5.5 \text{ V}$

14. Instruction set: 36 Instructions

15. Interrupts: Three pin interrupts, Timer0/Timer1 interrupt and Wakeup Timer interrupt

16. Power Down mode support

17. Package Types: 14-DIP/SOP, 16-DIP/SOP

Difference between TM57PA10 and TM57PA10A


Item	TM57PA10	TM57PA10A
IRCS (The option of internal RC frequency)	4 MHz only	4 MHz/12 MHz (optional)

18. Supported EV board on ICE

EV board: EV2793



BLOCK DIAGRAM





PIN ASSIGNMENT

VDD 1 PA3/Xout 2 PA4/Xin 3 VPP/nRESET/INT2/PA7 4 PWMA/PA1 5 PWMB/PA6 6 PB5 7	TM57PA10 TM57PA10A DIP-14 SOP-14	14 VSS 13 PB1/AD3 12 PB2/AD4 11 PB3/AD5 10 PA0/INT0/AD0 9 PA2/T01/AD1 8 PB0/INT1

VSS 1 16 PA3/Xout/CLKO **VDD** 2 15 PA4/Xin/Xrc **TM57PA10** 14 **PB3/AD5 AD2/PA5** 3 TM57PA10A AD1/T0I/PA2 4 13 **PB2/AD4** AD0/INT0/PA0 5 12 **PB1/AD3** DIP-16 VPP/nRESET/INT2/PA7 6 11 **PB5** SOP-16 PWMA/PA1 7 10 **PB4 PWMB/PA6** 8 9 **PB0/INT1**

DS-TM57PA10_10A_E 7 Rev 2.6, 2015/12/29



PIN DESCRIPTION

Name	In/Out	Pin Description
PA0-PA2	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "pseudo-open-drain" output. Pull-up resistors are assignable by software.
PA3–PA6	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or open drain output. Pull-up resistors are assignable by software.
PA7	I	Schmitt-trigger input
PB0-PB5	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or open drain output. Pull-up resistors are assignable by software.
nRESET	I	External active low reset
Xin, Xout	_	Crystal/Resonator oscillator connection for system clock.
Xrc	_	External RC oscillator connection for system clock
CLKO	О	CPU Instruction clock output for external/internal RC mode
VDD, VSS	P	Voltage input pin and ground
VPP	I	PROM programming high voltage input
INT0-INT2	I	External interrupt input
AD0-AD5	I	ADC signal input
PWMA-PWMB	0	PWM output
TOI	I	Clock input to Timer0



PIN SUMMARY

Pi Nun				GPIO						Al	Alternate Function	
				Inj	out	(Outpu	t	eset			
16-SOP/DIP	14-SOP/DIP	Pin Name	Туре	Weak Pull-up	Ext. Interrupt	ŒO	P.O.D	ďď	Function After Reset	MMd	ADC	MISC
1	14	VSS	P									
2	1	VDD	P									
3	-	AD2/PA5	I/O	0		0		0	PA5		0	
4	9	AD1/T0I/PA2	I/O	0			0	0	PA2		0	
5	10	AD0/INT0/PA0	I/O	0	0		0	0	PA0		0	
6	4	VPP/nRESET/INT2/PA7	I	0	0				SYS			nRESET
7	5	PWMA/PA1	I/O	0			0	0	PA1	0		
8	6	PWMB/PA6	I/O	0		0		0	PA6	0		
9	8	PB0/INT1	I/O	0	0	0		0	PB0			
10	-	PB4	I/O	0		0		0	PB4			
11	7	PB5	I/O	0		0		0	PB5			
12	13	PB1/AD3	I/O	0		0		0	PB1		0	
13	12	PB2/AD4	I/O	0		0		0	PB2		0	
14	11	PB3/AD5	I/O	0		0		0	PB3		0	
15	3	PA4/Xin/Xrc	I/O	0		0		0	SYS			Xin/Xrc
16	2	PA3/Xout/CLKO	I/O	0		0		0	SYS			Xout/CLKO

Symbol: P.P. = Push-Pull Output

P.O.D. = Pseudo Open Drain
O.D. = Open Drain
SYS = by SYSCFG bit

9 $DS\text{-}TM57PA10_10A_E$ Rev 2.6, 2015/12/29




FUNCTIONAL DESCRIPTION

1. CPU Core

1.1 Clock Scheme and Instruction Cycle

The system clock is internally divided by two to generate Q1 state and Q2 state for each instruction cycle. The Programming Counter (PC) is updated at Q1 and the instruction is fetched from program ROM and latched into the instruction register in Q2. It is then decoded and executed during the following Q1-Q2 cycle. Branch instructions take two cycles since the fetch instruction is 'flushed' from the pipeline, while the new instruction is being fetched and then executed.



DS-TM57PA10_10A_E 10 Rev 2.6, 2015/12/29



1.2 Addressing Mode

There are two Data Memory Planes in CPU, R-Plane and F-Plane. The registers in R-Plane are write-only. The "MOVWR" instruction copies the W-register's content to R-Plane registers by direct addressing mode.

The lower locations of F-Plane are reserved for the SFR. Above the SFR is General Purpose Data Memory, implemented as static RAM. F-Plane can be addressed directly or indirectly. Indirect Addressing is made by INDF register. The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer). The first half of F-Plane is bit-addressable, while the second half of F-Plane is not bit-addressable.

	R-Plane
00	MOVWR Instruction Write Only
12	

	F-Plane
00	SFR Bit Addressable
1F	
20	SRAM Bit Addressable
3F	
40	SRAM
5F	

1.3 Programming Counter (PC) and Stack

The Programming Counter is 10-bit wide capable of addressing a 1K x 14 program ROM. As a program instruction is executed, the PC will contain the address of the next program instruction to be executed. The PC value is normally increased by one except the followings. The Reset Vector (000h) and the Interrupt Vector (001h) are provided for PC initialization and Interrupt. For CALL/GOTO instructions, PC loads 10 bits address from instruction word. For RET/RETI/RETLW instructions, PC retrieves its content from the top level STACK. For the other instructions updating PC [7:0], the PC [9:8] keeps unchanged. The STACK is 10-bit wide and 5-level in depth. The CALL instruction and Hardware interrupt will push STACK level in order. While the RET/RETI/RETLW instruction pops the STACK level in order.

DS-TM57PA10_10A_E 11 Rev 2.6, 2015/12/29



1.4 ALU and Working (W) Register

The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. In two-operand instructions, typically one operand is the W register, which is an 8-bit non-addressable register used for ALU operations. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either W register or a file register. Depending on the instruction executed, the ALU may affect the values of Carry (C), Digit Carry (DC), and Zero (Z) Flags in the STATUS register. The C and DC flags operate as a /Borrow and /Digit Borrow, respectively, in subtraction.

Note: /Borrow represents inverted of Borrow register.

/Digit Borrow represents inverted of Digit Borrow register.

1.5 STATUS Register

This register contains the arithmetic status of ALU and the Reset status. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the STATUS Register because these instructions do not affect those bits.

STATUS	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Reset Value	_	_	ı	_	_	0	0	0		
R/W	_	_	ı	R	R	R/W	R/W	R/W		
Bit		Description								
7-5	Not Used	[
4	0: after	TO: Time Out 0: after Power On Reset, LVR Reset, or CLRWDT/SLEEP instruction 1: WDT time out occurs								
3	0: after	PD: Power Down 0: after Power On Reset, LVR Reset, or CLRWDT instruction 1: after SLEEP instruction								
2	0: the r	Z: Zero Flag 0: the result of a logic operation is not zero 1: the result of a logic operation is zero								
	DC: Decimal Carry Flag or Decimal/Borrow Flag									
	ADD instruction SUB instru						ction			
1	1: a carry from the low nibble bits of the result occurs 0: no carry 1: no borrow 0: a borrow from the low nibble bits of the result occurs							nibble bits of		
		C: Carry Flag or Borrow Flag								
0		ADD	instruction		SUB instruction					
	-	occurs fro	om the MS	В	1: no borrow					
	0: no car	ry			0: a b	orrow occ	urs from th	e MSB		


DS-TM57PA10_10A_E 12 Rev 2.6, 2015/12/29



1.6 Interrupt

The TM57PA10/TM57PA10A has 1 level, 1 vector and five interrupt sources. Each interrupt source has its own enable control bit. An interrupt event will set its individual pending flag, no matter its interrupt enable control bit is 0 or 1. Because TM57PA10/TM57PA10A has only 1 vector, there is not an interrupt priority register. The interrupt priority is determined by F/W.

If the corresponding interrupt enable bit has been set (INTE), it will trigger CPU to service the interrupt. CPU accepts interrupt in the end of current executed instruction cycle. In the mean while, a "CALL 001" instruction is inserted to CPU, and i-flag is set to prevent recursive interrupt nesting. The i-flag is cleared in the instruction after the "RETI" instruction. That is, at least one instruction in main program is executed before service the pending interrupt. The interrupt event is level triggered. F/W must clear the interrupt event register while serving the interrupt routine.



DS-TM57PA10_10A_E 13 Rev 2.6, 2015/12/29



2. Chip Operation Mode

2.1 Reset

The TM57PA10/TM57PA10A can be RESET in four ways.

- Power-On-Reset
- Low Voltage Reset (LVR)
- External Pin Reset
- Watchdog Reset (WDT)

After Power-On-Reset, all system and peripheral control registers are then set to their default hardware Reset values. The clock source, LVR level and chip operation mode are selected by the SYSCFG register value.

The Low Voltage Reset features static reset when supply voltage is below a threshold level. There are two threshold levels can be selected. The LVR's operation mode is defined by the SYSCFG register.

There are two voltage selections for the LVR threshold level, one is higher level which is suitable for application with V_{DD} is more than 3.3V, while another one is suitable for application with V_{DD} is less than 3.3V. See the following LVR Selection Table; user must also consider the lowest operating voltage of operating frequency.

LVR Selection Table:

LVR Threshold Level	Consider the operating voltage to choose LVR			
LVR2.9	$5.5V > V_{DD} > 3.3V \text{ or } V_{DD} = 5.0V$			
LVR2.0	V _{DD} is wide voltage range			

Different Fsys have different system minimum operating voltage, reference to Operating Voltage of DC characteristics, if current system voltage is low than minimum operating voltage and lower LVR is selected, then the system maybe enter dead-band and error occur.

The External Pin Reset and Watchdog Reset can be disabled or enabled by the SYSCFG register. These two resets also set all the control registers to their default reset value. The TO/PD flag is not affected by these resets.

DS-TM57PA10_10A_E 14 Rev 2.6, 2015/12/29



2.2 System Configuration Register (SYSCFG)

The System Configuration Register (SYSCFG) is located at ROM address 3FCh. The SYSCFG determines the option for initial condition of MCU. It is written by PROM Writer only. User can select clock source, LVR threshold voltage and chip operation mode by SYSCFG register. The default value of SYSCFG is 3FFFh. The 13th bit of SYSCFG is code protection selection bit. If this bit is 0, when user reads PROM, the data in PROM will be protected.

Bit	13~0						
Default Value	11_1111_111X_XXXX						
Bit	Description						
13	nPROTECT: Code protection selection						
	1	No protect					
	0	Code protection					
12	nREUSE	: PROM Re-use control					
	1	Not Re-use					
	0	Re-use					
11	LVR: LV	reset mode					
	1	LVR threshold is 2.0V, always enable					
	0	LVR threshold is 2.9V, always enable					
10	Reserve	d					
9-8	CLKS: C	CLKS: Clock Source Selection					
	11	Fast Crystal					
	10	Slow Crystal					
	01	Internal RC					
	00	External RC					
7	XRESET	TE: External pin Reset Enable					
	1	Enable External pin Reset					
	0	Disable External pin Reset					
6	WDTE:	WDT Reset Enable					
1 Enable WDT Reset (WDT), Disable Wakeup		Enable WDT Reset (WDT), Disable Wakeup Timer (WKT)					
	Disable WDT Reset (WDT), Enable Wakeup Timer (WKT)						
5	IRCS: Th	IRCS: The option of Internal RC Frequency (TM57PA10A only)					
	1	Internal RC Frequency = 4 MHz					
	0	Internal RC Frequency = 12 MHz					
4-0	IRCF: In	ternal RC Frequency adjustment control					

DS-TM57PA10_10A_E 15 Rev 2.6, 2015/12/29



2.3 PROM Re-use

The PROM of this device is 1K words. For some F/W program, the program size could be less than 512 words. To fully utilize the PROM, the device allows users to reuse the PROM. This feature is named as Two Time Programmable (TTP) ROM. While the first half of PROM is occupied by a useless program code and the second half of the PROM remains blank, users can re-write the PROM with the updated program code into the second half of the PROM. In the Re-use mode, the Reset Vector and Interrupt Vector are re-allocated at the beginning of the PROM's second half by the Assembly Compiler. Users simply choose the "REUSE" option in the ICE tool interface, then the Compiler will move the object code to proper location. That is, the user's program still has reset vector at address 000h, but the compiled object code has reset vector at 200h. In the SYSCFG, if nPROTECT=0 and nREUSE=1, the Code protection area is first half of PROM. This allows the Writer tool to write then verify the Code during the Re-use Code programming. After the Re-use Code being written into the PROM's second half, user should write "nREUSE" control bit to "0". In the mean while, the Code protection area becomes the whole PROM except the Reserved Area.

	PROM, nREUSE=1		_	PROM, nREUSE=0	
000	Reset Vector		000		
001	Interrupt Vector		001		
	•	Code		Useless	
		Protect		Code	
		Area			
	User	11100			Code
1FF	Code		1FF		Protect
	Code			D 4 V/ 4	
200			200	Reset Vector	Area
201			201	Interrupt Vector	
				User	
				Code	
3FC	SYSCFG		3FC	SYSCFG	
3FD	Manufacturer		3FD	Manufacturer	
3FE	Reserved		3FE	Reserved	
3FF	Area		3FF	Area	

2.4 Power-Down Mode

The Power-down mode is activated by SLEEP instruction. During the Power-down mode, the system clock and peripherals stop to minimize power consumption, while the WDT/WKT Timer is working or not depends on F/W setting. The Power down mode can be terminated by Reset, enabled Interrupts (External pin and WKT interrupts), or PB1-5 pin low level wakeup.


DS-TM57PA10_10A_E 16 Rev 2.6, 2015/12/29



3. Peripheral Functional Block

3.1 Watchdog (WDT) / Wakeup (WKT) Timer

The WDT and WKT share the same internal RC Timer. The overflow period of WDT/WKT can be selected from 10 ms to 130 ms. The WDT/WKT is cleared by the CLRWDT instruction. If the Watchdog Reset is enabled (WDTE=1), the WDT generates the chip reset signal, otherwise, the WKT only generates overflow time out interrupt. The WDT/WKT works in both normal mode and sleep mode. During Sleep mode, user can further choose to enable or disable the WDT/WKT by "WKTIE". If WKTIE=0 in sleep mode (no matter WDTE is 1 or 0), the internal RC Timer stops for power saving. In other words, user keeps the WDT/WKT alive in Sleep Mode by setting WKTIE=1.





DS-TM57PA10_10A_E 17 Rev 2.6, 2015/12/29



3.2 8-bit Timer/Counter (Timer0) with Pre-scale (PSC)

The Timer0 is an 8-bit wide register of F-Plane. It can be read or written as any other register of F-Plane. Besides, Timer0 increases itself periodically and automatically rolls over based on the pre-scaled clock source, which can be the instruction cycle or T0I input. The Timer0 increase rate is determined by "Timer0 Pre-Scale" (TM0PSC) register in R-Plane. The Timer0 can generate interrupt (TM0I) when it rolls over.







DS-TM57PA10_10A_E 18 Rev 2.6, 2015/12/29



3.3 Timer1: 8-bit Timer with Pre-scale (PSC)

The Timer1 is an 8-bit wide register of F-Plane. It can be read or written as any other register of F-Plane. Besides, Timer1 increases itself periodically and automatically reloads a new "offset value" (TM1RELD) while it rolls over based on the pre-scaled instruction clock. The Timer1 increase rate is determined by "Timer1 Pre-Scale" (TM1PSC) register in R-Plane. The Timer1 can generate interrupt (TM1I) when it rolls over.









3.4 8+2 bit PWM

PWMA and PWMB have the same structure. The PWM can generate fix frequency waveform with 1024 duty resolution based on System Clock. A spread LSB technique allows PWM to run its frequency at "System Clock divided by 256" instead of "System Clock divided by 1024", which means the PWM is 4 times faster than normal. The advantage of higher PWM frequency is that the post RC filter can transform the PWM signal to more stable DC voltage level. The PWM output signal resets to low level whenever the 8-bit base counter matches the 8-bit MSB of PWM duty register (PWMDUTY). When the base counter rolls over, the 2-bit LSB of PWM duty register decides whether to set the PWM output signal high immediately or set it high after one clock cycle delay.



DS-TM57PA10_10A_E 20 Rev 2.6, 2015/12/29






PWM example code:


```
movlw
        01111111b
                    ;set PWMA DUTY[9:2]=8'b01111111
movwf
        0ch
        11000000b
movlw
                    ;set PWMA DUTY[1:0]=2'b11
movwf
        0dh
        01000000b
movlw
                    ;enable PWMA output to PA1 (PWMAE)
        0bh
movwr
        00h
movlw
        0bh
                    ;disable PWMA (PWMAE)
movwr
```



3.5 12-bit ADC



The 12-bit ADC (Analog to Digital Converter) consists of a 6-channel analog input multiplexer, control register, clock generator, 12-bit successive approximation register, and output data register. To use the ADC, user needs to set ADCLKS to choose a proper ADC clock frequency, which must be less than 2 MHz. User then launches the ADC conversion by setting the ADCSTART control bit. After the end of conversion, H/W automatically clears the ADCSTAT bit. User can poll this bit to know the conversion status. The ADPIN control register is used for ADC pin type setting, user can write the corresponding bit to "0" when the pin is used as an ADC input. The setting can disable the pin logical input path to save power consumption.



DS-TM57PA10_10A_E 22 Rev 2.6, 2015/12/29



ADC example code:

movlw 00000010b

movwf 11h ;ADC channel select AD2 (PA5)

movlw ffh

movwr 08h ;disable PA pull up resistor (nPAPU)

movlw 00010000b

movwr 0ch ;set ADC clock is instruction cycle / 64 (ADCLKS)

movlw 11111011b

movwr 12h ;set AD2(PA5) input enable (nADPIN_IE) bsf 11h,3 ;start ADC conversion (ADCSTART)

ADC_LOOP:

btfsc 11h,3

goto ADC_LOOP ;wait ADCSTART go LOW


:

; read ADCDATA[11:0] (ADCDATA)




3.6 System Clock Oscillator


System Clock can be operated in four different oscillation modes, which is selected by setting the CLKS in the SYSCFG register. In Slow/Fast Crystal mode, a crystal or ceramic resonator is connected to the Xin and Xout pins to establish oscillation. In external RC mode, the external resistor and capacitor determine the oscillation frequency. In the internal RC mode, the on chip oscillator generates 4 MHz or 12 MHz system clock. In this mode, PCB Layout may have strong effect on the stability of Internal Clock Oscillator. Since power noise degrades the performance of Internal Clock Oscillator, placing power supply bypass capacitors 1 uF and 0.1 uF very close to VDD /VSS pins improves the stability of clock and the overall system.



External Oscillator Circuit (Crystal or Ceramic)



External RC Oscillator



Internal RC Mode


DS-TM57PA10_10A_E 24 Rev 2.6, 2015/12/29



4. I/O Port

4.1 PA0-2


These pins can be used as Schmitt-trigger input, CMOS push-pull output or "pseudo-open-drain" output. The pull-up resistor is assignable to each pin by S/W setting. To use the pin in Schmitt-trigger input mode, S/W needs to set the PAE=0 and PAD=1. To use the pin in pseudo-open-drain mode, S/W sets the PAE=0. The benefit of pseudo-open-drain structure is that the output rise time can be much faster than pure open-drain structure. S/W sets PAE=1 to use the pin in CMOS push-pull output mode. Reading the pin data (PAD) has different meaning. In "Read-Modify-Write" instruction, CPU actually reads the output data register. In the other instructions, CPU reads the pin state. The so-called "Read-Modify-Write" instruction includes BSF, BCF and all instructions using F-Plane as destination.





4.2 PA3-6 & PB0-5

These pins are almost the same as PA0-2, except they do not support pseudo-open-drain mode. They can be used in pure open-drain mode, instead.




DS-TM57PA10_10A_E 26 Rev 2.6, 2015/12/29



4.3 PA7

PA7 can be only used in Schmitt-trigger input mode. The pull-up resistor is always connected to this pin.



DS-TM57PA10_10A_E 27 Rev 2.6, 2015/12/29



MEMORY MAP

F-Plane

NDF	Name	Address	R/W	Rst	Description	
	INDF	00.7~0	R/W	-	Not a physical register, addressing INDF actually point to the register whose	
PC 02.7-0 R/W 0 Programming Counter [7-0]				0	-	
TO						
PD	-					
ZFLAG 03.2 R/W 0 Zero Flag					<u> </u>	
DCFLAG 03.1 R/W 0 Decimal Carry Flag						
CFLAG 03.0 R/W 0 Carry Flag FSR 04.6~0 R/W - File Select Register, indirect address mode pointer PAD7 05.7 R - PA7 pin state PAD 05.6~0 R - Port A pin or "data register" state PBD 06.5~0 R - Port B pin or "data register" TM1IE 08.5 R/W 0 Timer1 interrupt enable, 1=enable, 0=disable TM0IE 08.4 R/W 0 Timer0 interrupt enable, 1=enable, 0=disable WKTIE 08.3 R/W 0 Timer0 interrupt enable, 1=enable, 0=disable XINT2E 08.2 R/W 0 INT2 (PA7) pin interrupt enable, 1=enable, 0=disable XINT1E 08.1 R/W 0 INT1 (PB0) pin interrupt enable, 1=enable, 0=disable XINT1E 08.0 R/W 0 INT1 (PA0) pin interrupt enable, 1=enable, 0=disable XINT1D 08.0 R/W 0 INT1 (PA0) pin interrupt enable, 1=enable, 0=disable XINT1 09.5 R -					-	
FSR				0	· -	
PAD7 05.7 R - PA7 pin state PAD 05.6~0 R - Port A pin or "data register" state W 7F Port A output data register PBD 06.5~0 R - Port B pin or "data register" state TM1IE 08.5 R/W 0 Timer I interrupt enable, 1=enable, 0=disable TM0IE 08.4 R/W 0 Timer0 interrupt enable, 1=enable, 0=disable WKTIE 08.3 R/W 0 Wakeup Timer interrupt enable, 1=enable, 0=disable XINT1E 08.2 R/W 0 INT2 (PA7) pin interrupt enable, 1=enable, 0=disable XINT1E 08.0 R/W 0 INT1 (PB0) pin interrupt enable, 1=enable, 0=disable XINT1E 08.0 R/W 0 INT0 (PA0) pin interrupt enable, 1=enable, 0=disable XINT1E 08.0 R/W 0 INT0 (PA0) pin interrupt enable, 1=enable, 0=disable XINT1 09.5 R - Timer1 interrupt event pending flag, set by H/W while Timer1 overflow W 0 write 0: clear this flag; write 1: no action<	CFLAG	03.0	R/W	0	Carry Flag	
PAD 05.6~0 R - Port A pin or "data register" state W 7F Port A output data register PBD 06.5~0 R - Port B pin or "data register" state W 3F Port B output data register TM1IE 08.5 R/W 0 Timer1 interrupt enable, 1=enable, 0=disable TM0IE 08.4 R/W 0 Timer0 interrupt enable, 1=enable, 0=disable WKTIE 08.3 R/W 0 Wakeup Timer interrupt enable, 1=enable, 0=disable If WKTIE=0, the WDT/WKT stops in Sleep mode XINT2E 08.2 R/W 0 INT2 (PA7) pin interrupt enable, 1=enable, 0=disable XINT1E 08.1 R/W 0 INT1 (PB0) pin interrupt enable, 1=enable, 0=disable XINT0E 08.0 R/W 0 INT0 (PA0) pin interrupt enable, 1=enable, 0=disable XINT0E 09.5 R - Timer1 interrupt event pending flag, set by H/W while Timer1 overflow W 0 write 0: clear this flag; write 1: no action TM0I 09.4 R - Timer0 interrupt event pending flag, set by H/W while Timer0 overflow W 0 write 0: clear this flag; write 1: no action WKTI 09.3 R - WKT interrupt event pending flag, set by H/W while WKT time out W 0 write 0: clear this flag; write 1: no action XINT2 09.2 R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge	FSR	04.6~0	R/W	-	File Select Register, indirect address mode pointer	
PAD	PAD7	05.7	R	-	PA7 pin state	
PBD	DAD	05.6.0	R	ı	Port A pin or "data register" state	
Marcon Wash St. Port B output data register	PAD	03.0~0	W	7F	Port A output data register	
M	DDD	06.5.0	R	-	Port B pin or "data register" state	
TM0IE 08.4 R/W 0 Timer0 interrupt enable, 1=enable, 0=disable WKTIE 08.3 R/W 0 Wakeup Timer interrupt enable, 1=enable, 0=disable If WKTIE=0, the WDT/WKT stops in Sleep mode XINT2E 08.2 R/W 0 INT2 (PA7) pin interrupt enable, 1=enable, 0=disable XINT1E 08.1 R/W 0 INT1 (PB0) pin interrupt enable, 1=enable, 0=disable XINT0E 08.0 R/W 0 INT0 (PA0) pin interrupt enable, 1=enable, 0=disable TM1I 09.5 R - Timer1 interrupt event pending flag, set by H/W while Timer1 overflow W 0 write 0: clear this flag; write 1: no action TM0I 09.4 R - Timer0 interrupt event pending flag, set by H/W while Timer0 overflow W 0 write 0: clear this flag; write 1: no action WKTI 09.3 R - WKT interrupt event pending flag, set by H/W while WKT time out W 0 write 0: clear this flag; write 1: no action XINT2 09.2 R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action	PDD	06.5~0	W	3F	Port B output data register	
WKTIE 08.3 R/W 0 Wakeup Timer interrupt enable, 1=enable, 0=disable If WKTIE=0, the WDT/WKT stops in Sleep mode XINT2E 08.2 R/W 0 INT2 (PA7) pin interrupt enable, 1=enable, 0=disable XINT1E 08.1 R/W 0 INT1 (PB0) pin interrupt enable, 1=enable, 0=disable XINT0E 08.0 R/W 0 INT0 (PA0) pin interrupt enable, 1=enable, 0=disable TM1I 09.5 R - Timer1 interrupt event pending flag, set by H/W while Timer1 overflow W 0 write 0: clear this flag; write 1: no action WKT1 09.4 R - Timer0 interrupt event pending flag, set by H/W while WKT time out WKT1 09.3 R - WKT interrupt event pending flag, set by H/W at INT2 pin's falling edge XINT2 09.2 R - INT2 interrupt event pending flag, set by H/W at INT1 pin's falling edge XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge XINT0 09.0 R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	TM1IE	08.5	R/W	0	Timer1 interrupt enable, 1=enable, 0=disable	
XINT2E 08.2 R/W 0 If WKTIE=0, the WDT/WKT stops in Sleep mode	TM0IE	08.4	R/W	0	Timer0 interrupt enable, 1=enable, 0=disable	
XINT1E 08.1 R/W 0 INT1 (PB0) pin interrupt enable, 1=enable, 0=disable XINT0E 08.0 R/W 0 INT0 (PA0) pin interrupt enable, 1=enable, 0=disable TM1I 09.5 R - Timer1 interrupt event pending flag, set by H/W while Timer1 overflow W 0 write 0: clear this flag; write 1: no action WKTI 09.3 R - Timer0 interrupt event pending flag, set by H/W while Timer0 overflow WKTI 09.3 R - WKT interrupt event pending flag, set by H/W while WKT time out WKTI 09.3 R - WKT interrupt event pending flag, set by H/W while WKT time out W 0 write 0: clear this flag; write 1: no action XINT2 09.2 R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT0 09.0 R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	WKTIE	08.3	R/W	0		
XINT0E 08.0 R/W 0 INT0 (PA0) pin interrupt enable, 1=enable, 0=disable	XINT2E	08.2	R/W	0	INT2 (PA7) pin interrupt enable, 1=enable, 0=disable	
TM1I 09.5 R - Timer1 interrupt event pending flag, set by H/W while Timer1 overflow W 0 write 0: clear this flag; write 1: no action R - Timer0 interrupt event pending flag, set by H/W while Timer0 overflow W 0 write 0: clear this flag; write 1: no action R - WKT interrupt event pending flag, set by H/W while WKT time out W 0 write 0: clear this flag; write 1: no action XINT2 09.2 R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT0 09.0 R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	XINT1E	08.1	R/W	0	INT1 (PB0) pin interrupt enable, 1=enable, 0=disable	
TM11 09.5 W 0 write 0: clear this flag; write 1: no action R - Timer0 interrupt event pending flag, set by H/W while Timer0 overflow W 0 write 0: clear this flag; write 1: no action WKTI 09.3 R - WKT interrupt event pending flag, set by H/W while WKT time out W 0 write 0: clear this flag; write 1: no action XINT2 09.2 R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT0 09.0 R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	XINT0E	08.0	R/W	0	INTO (PAO) pin interrupt enable, 1=enable, 0=disable	
TM0I 09.4 R - Timer0 interrupt event pending flag, set by H/W while Timer0 overflow W 0 write 0: clear this flag; write 1: no action WKTI 09.3 R - WKT interrupt event pending flag, set by H/W while WKT time out W 0 write 0: clear this flag; write 1: no action XINT2 09.2 R - WKT interrupt event pending flag, set by H/W while WKT time out W 0 write 0: clear this flag; write 1: no action INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	TD #41	00.5	R	-	Timer1 interrupt event pending flag, set by H/W while Timer1 overflow	
TM01 09.4 W 0 write 0: clear this flag; write 1: no action WKTI 09.3 R - WKT interrupt event pending flag, set by H/W while WKT time out W 0 write 0: clear this flag; write 1: no action XINT2 09.2 R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT0 09.0 R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	TWIII	09.5	W	0	write 0: clear this flag; write 1: no action	
WKTI O9.3 R - WKT interrupt event pending flag, set by H/W while WKT time out W O write 0: clear this flag; write 1: no action W O write 0: clear this flag; write 1: no action R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W O write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W O write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W O write 0: clear this flag; write 1: no action R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	TNAOT	09.4	R		Timer0 interrupt event pending flag, set by H/W while Timer0 overflow	
WKT1 09.3 W 0 write 0: clear this flag; write 1: no action XINT2 09.2 R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	1 1/1/01		W	0	write 0: clear this flag; write 1: no action	
W 0 write 0: clear this flag; write 1: no action R - INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action W 0 write 0: clear this flag; write 1: no action R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	*******	09.3	R	-	WKT interrupt event pending flag, set by H/W while WKT time out	
XINT2 09.2 W 0 write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	WKTI		W	0	write 0: clear this flag; write 1: no action	
XINT2 09.2 W 0 write 0: clear this flag; write 1: no action R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	*/** //PA	09.2	R	-	INT2 interrupt event pending flag, set by H/W at INT2 pin's falling edge	
XINT1 09.1 R - INT1 interrupt event pending flag, set by H/W at INT1 pin's falling edge W 0 write 0: clear this flag; write 1: no action R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	XINT2		W	0		
W 0 write 0: clear this flag; write 1: no action R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge		09.1	R	-	<u> </u>	
R - INT0 interrupt event pending flag, set by H/W at INT0 pin's f/r edge	XINT1		W	0		
XINTO (09.0)					9	
	XINT0	09.0		0		
TIMER1 0a.7~0 R/W 0 Timer1 content	TIMER1	0a.7~0				



Name	Address	R/W	Rst	Description	
DXXXX	0c.7~0	R/W	0	PWMA duty 8-bit MSB	
PWMA	0d.7~6	R/W	0	PWMA duty 2-bit LSB	
PWMB	0e.7~0	R/W	0	PWMB duty 8-bit MSB	
PWMD	0f.7~6	R/W	0	PWMB duty 2-bit LSB	
ADCDATA	10.7~0	R		ADC conversion data 8-bit MSB	
ADCDATA	11.7~4	R		ADC conversion data 4-bit LSB	
ADCSTART 11.3 R - H/W clears this bit after ADC end of conversion		H/W clears this bit after ADC end of conversion			
ADCSTART	11.5	W	0	S/W sets this bit to start ADC conversion	
ADCSEL	11.2~0	R/W	0	ADC channel select; 0:AD0, 1:AD1,,5:AD5	
SRAM	20~5F	R/W	-	Internal RAM	



R-Plane

Name	Address	R/W	Rst	Description				
T0IEDGE	02.5	W	0	0: T0I (PA2) rising edge to increase Timer0/PSC count				
TULEDGE	02.5	W	0	1: T0I (PA2) falling edge to increase Timer0/PSC count				
SELT0I	02.4	W	0	0: Timer0/PSC clock source is "Instruction Cycle"				
SELTOI	02.4	**		1: Timer0/PSC clock source is T0I pin				
TM0PSC 02.3~0 W 0 0000: Timer0 input clock is 0001: Timer0 input clock is ~ 0111: Timer0 input clock is		0	Timer0 Pre-Scale 0000: Timer0 input clock is "Instruction Cycle" divided by 1 0001: Timer0 input clock is "Instruction Cycle" divided by 2 0111: Timer0 input clock is "Instruction Cycle" divided by 128 1000: Timer0 input clock is "Instruction Cycle" divided by 256					
PWRDOWN	03	W		write this register to enter Power-Down Mode				
CLRWDT	04	W		write this register to clear WDT/WKT				
PAE	05.6~3	W	0	Each bit controls its corresponding pin, if the bit is 0: the pin is open-drain output or Schmitt-trigger input 1: the pin is CMOS push-pull output				
TAE	05.2~0	W	0	Each bit controls its corresponding pin, if the bit is 0: the pin is pseudo-open-drain output or Schmitt-trigger input 1: the pin is CMOS push-pull output				
PBE	06.5~0	W	0	Each bit controls its corresponding pin, if the bit is 0: the pin is open-drain output or Schmitt-trigger input 1: the pin is CMOS push-pull output				
nPAPU	08.6~0	W	7F	Each bit controls its corresponding pin, if the bit is 0: the pin pull up resistor is enable, except a. the pin's output data register (PAD) is 0 b. the pin's CMOS push-pull mode is chosen (PAE=1) c. the pin is working for Crystal or external RC oscillation 1: the pin pull up resistor is disable				
nPBPU	09.5~0	W	3F	Each bit controls its corresponding pin, if the bit is 0: the pin pull up resistor is enable				
PWMAE	0b.6	W	0	0: disable PWMA (PA1) output to pin 1: enable PWMA (PA1) output to pin				
PWMBE	0b.5	W	0	0: disable PWMB (PA6) output to pin 1: enable PWMB (PA6) output to pin				
INT0EDGE	0b.4	W	0	0: INT0 (PA0) pin falling edge to trigger interrupt event 1: INT0 (PA0) pin rising edge to trigger interrupt event				
CLK2PIN	0b.3	W	0	O: No Instruction Clock output to PA3 pin I: Instruction Clock output to PA3 pin for external/internal RC mode				



Name	Address	R/W	Rst	Description	
PBWKUP	0b.2	W	0	0: PB5~PB1 wake up disable 1: if any of PB5~PB1 pin is 0, wake up chip from sleep mode	
WKTPSC	0b.1~0	W	11	WDT/WKT typical period (V _{DD} =5V) 00: WDT/WKT period is 13 mS 01: WDT/WKT period is 25 mS 10: WDT/WKT period is 50 mS 11: WDT/WKT period is 100 mS	
ADCLKS	0c.6~4	W	0	000: ADC clock is "Instruction Cycle" divided by 128 001: ADC clock is "Instruction Cycle" divided by 64 ~ 111: ADC clock is "Instruction Cycle" divided by 1	
TM1PSC	0c.3~0	W	0	0000: Timer1 input clock is "Instruction Cycle" divided by 1 0001: Timer1 input clock is "Instruction Cycle" divided by 2 0111: Timer1 input clock is "Instruction Cycle" divided by 128 1000: Timer1 input clock is "Instruction Cycle" divided by 256	
TM1RELD	0d.7~0	W	0	Timer1 reloads offset value while it rolls over	
ADCTRIM	0e.2~0	W	0	Test mode register, for manufacturer only, user does not write it	
TESTREG	0f.1~0	W	0	Test mode register, for manufacturer only, user does not write it	
nADPIN_IE	12.5~0	W	3F	Each bit controls its corresponding ADC5~0 enable pin, if the bit is 0: the corresponding pin is ADC pin 1: the corresponding pin is I/O pin	



INSTRUCTION SET

Each instruction is a 14-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands, which further specify the operation of the instruction. The instructions can be categorized as byte-oriented, bit-oriented and literal operations list in the following table.

For byte-oriented instructions, "f" or "r" represents the address designator and "d" represents the destination designator. The address designator is used to specify which address in Program memory is used by the instruction. The destination designator specifies where the result of the operation is placed. If "d" is "0", the result is placed in the W register. If "d" is "1", the result is placed in the address specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator, which selects the number of the bit affected by the operation, while "f" represents the address designator. For literal operations, "k" represents the literal or constant value.

Field / Legend	Description			
f	F-Plane Register File Address			
r	R-Plane Register File Address			
b	Bit address			
k	Literal, Constant data or label			
d	Destination selection field. 0: Working register, 1: Register file			
W	Working Register			
Z	Zero Flag			
С	Carry Flag			
DC	Decimal Carry Flag			
PC	Program Counter			
TOS	Top Of Stack			
GIE	Global Interrupt Enable Flag (i-Flag)			
[]	Option Field			
()	Contents			
	Bit Field			
В	Before			
A	After			
←	Assign direction			

DS-TM57PA10_10A_E 32 Rev 2.6, 2015/12/29



Mnemon	ic	Op Code	Cycle	Flag Affect	Description
	•	Byte-Orient	egister Instru	ction	
ADDWF	f,d	00 0111 dfff ffff	1	C, DC, Z	Add W and "f"
ANDWF	f,d	00 0101 dfff ffff	1	Z	AND W with "f"
CLRF	f	00 0001 1fff ffff	1	Z	Clear "f"
CLRW		00 0001 0100 0000	1	Z	Clear W
COMF	f,d	00 1001 dfff ffff	1	Z	Complement "f"
DECF	f,d	00 0011 dfff ffff	1	Z	Decrement "f"
DECFSZ	f,d	00 1011 dfff ffff	1 or 2	-	Decrement "f", skip if zero
INCF	f,d	00 1010 dfff ffff	1	Z	Increment "f"
INCFSZ	f,d	00 1111 dfff ffff	1 or 2	-	Increment "f", skip if zero
IORWF	f,d	00 0100 dfff ffff	1	Z	OR W with "f"
MOVFW	f	00 1000 0fff ffff	1	-	Move "f" to W
MOVWF	f	00 0000 1fff ffff	1	-	Move W to "f"
MOVWR	r	00 0000 00rr rrrr	1	-	Move W to "r"
RLF	f,d	00 1101 dfff ffff	1	С	Rotate left "f" through carry
RRF	f,d	00 1100 dfff ffff	1	С	Rotate right "f" through carry
SUBWF	f,d	00 0010 dfff ffff	1	C, DC, Z	Subtract W from "f"
<u>SWAPF</u>	f,d	00 1110 dfff ffff	1	-	Swap nibbles in "f"
<u>TESTZ</u>	f	00 1000 1fff ffff	1	Z	Test if "f" is zero
<u>XORWF</u>	f,d	00 0110 dfff ffff	1	Z	XOR W with "f"
		Bit-Oriente	d File Re	egister Instruc	tion
<u>BCF</u>	f,b	01 000b bbff ffff	1	ı	Clear "b" bit of "f"
<u>BSF</u>	f,b	01 001b bbff ffff	1	ı	Set "b" bit of "f"
<u>BTFSC</u>	f,b	01 010b bbff ffff	1 or 2	ı	Test "b" bit of "f", skip if clear
<u>BTFSS</u>	f,b	01 011b bbff ffff	1 or 2	ı	Test "b" bit of "f", skip if set
		Literal a	nd Cont	rol Instruction	n
<u>ADDLW</u>	k	01 1100 kkkk kkkk	1	C, DC, Z	Add Literal "k" and W
<u>ANDLW</u>	k	01 1011 kkkk kkkk	1	Z	AND Literal "k" with W
CALL	k	10 00kk kkkk kkkk	2	-	Call subroutine "k"
<u>CLRWDT</u>		00 0000 0000 0100	1	TO, PD	Clear WDT/WKT Timer
<u>GOTO</u>	k	11 00kk kkkk kkkk	2	-	Jump to branch "k"
<u>IORLW</u>	k	01 1010 kkkk kkkk	1	Z	OR Literal "k" with W
<u>MOVLW</u>	k	01 1001 kkkk kkkk	1	-	Move Literal "k" to W
<u>NOP</u>		00 0000 0000 0000	1	-	No operation
<u>RET</u>		00 0000 0100 0000	2	-	Return from subroutine
<u>RETI</u>		00 0000 0110 0000	2	-	Return from interrupt
<u>RETLW</u>	k	01 1000 kkkk kkkk	2	-	Return with Literal in W
SLEEP		00 0000 0000 0011	1	TO, PD	Go into standby mode, Clock oscillation stops
XORLW	k	01 1111 kkkk kkkk	1	Z	XOR Literal "k" with W



ADDLW Add Literal "k" and W

 $\begin{array}{lll} \text{Syntax} & & \text{ADDLW k} \\ \text{Operands} & & \text{k}:00\text{h} \sim \text{FFh} \\ \text{Operation} & & (\text{W}) \leftarrow (\text{W}) + \text{k} \\ \text{Status Affected} & & \text{C, DC, Z} \\ \end{array}$

OP-Code 01 1100 kkkk kkkk

Description The contents of the W register are added to the eight-bit literal 'k' and the result i

s placed in the W register.

Cycle 1

Example ADDLW 0x15 B: W = 0x10

A: W = 0x25

ADDWF Add W and "f"

SyntaxADDWF f [,d]Operands $f: 00h \sim 5Fh \ d: 0, 1$ Operation $(destination) \leftarrow (W) + (f)$

Status Affected C, DC, Z OP-Code 00 0111 dfff ffff

Description Add the contents of the W register with register 'f'. If 'd' is 0, the result is

stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

Cycle 1

Example ADDWF FSR, 0 B: W = 0x17, FSR = 0xC2

A: W = 0xD9, FSR = 0xC2

ANDLW Logical AND Literal "k" with W

Syntax ANDLW k Operands k:00h~FFh

Operation $(W) \leftarrow (W)$ 'AND' (k)

Status Affected Z

OP-Code 01 1011 kkkk kkkk

Description The contents of W register are AND'ed with the eight-bit literal 'k'. The result is

placed in the W register.

Cycle 1

Example ANDLW 0x5F B: W = 0xA3

A : W = 0x03

ANDWF AND W with "f"

Syntax ANDWF f [,d] Operands $f: 00h \sim 5Fh \ d: 0, 1$

Operation (destination) \leftarrow (W) 'AND' (f)

Status Affected Z

OP-Code 00 0101 dfff ffff

Description AND the W register with register 'f'. If 'd' is 0, the result is stored in the W

register. If 'd' is 1, the result is stored back in register 'f'.

Cycle 1

Example ANDWF FSR, 1 B: W = 0x17, FSR = 0xC2

A: W = 0x17, FSR = 0x02



BCF Clear "b" bit of "f"

Syntax BCF f [,b]

Operands $f: 00h \sim 3Fh \quad b: 0 \sim 7$

Operation $(f.b) \leftarrow 0$

Status Affected -

OP-Code 01 000b bbff ffff

Description Bit 'b' in register 'f' is cleared.

Cycle

Example BCF FLAG_REG, 7 B: FLAG_REG = 0xC7

 $A : FLAG_REG = 0x47$

BSF Set "b" bit of "f"

Syntax BSF f [,b]

Operands $f: 00h \sim 3Fh \quad b: 0 \sim 7$

Operation $(f.b) \leftarrow 1$

Status Affected -

OP-Code 01 001b bbff ffff

Description Bit 'b' in register 'f' is set.

Cycle

Example BSF FLAG_REG, 7 B: FLAG_REG = 0x0A

A: FLAG REG = 0x8A

BTFSC Test "b" bit of "f", skip if clear(0)

Syntax BTFSC f [,b] Operands $f: 00h \sim 3Fh \quad b: 0 \sim 7$

Operation Skip next instruction if (f.b) = 0

Status Affected -

OP-Code 01 010b bbff ffff

Description If bit 'b' in register 'f' is '0', then the next instruction is executed. If bit 'b' in

register 'f' is '1', then the next instruction is discarded, and a NOP is executed

instead, making this a 2nd cycle instruction.

Cycle 1 or 2

Example LABEL1 BTFSC FLAG, 1 B: PC = LABEL1

TRUE GOTO SUB1 A: if FLAG.1 = 0, PC = FALSE FALSE ... if FLAG.1 = 1, PC = TRUE

BTFSS Test "b" bit of "f", skip if set(1)

Syntax BTFSS f [,b] Operands $f: 00h \sim 3Fh \quad b: 0 \sim 7$

Operation Skip next instruction if (f.b) = 1

Status Affected -

OP-Code 01 011b bbff ffff

Description If bit 'b' in register 'f' is '0', then the next instruction is executed. If bit 'b' in

register 'f' is '1', then the next instruction is discarded, and a NOP is executed

instead, making this a 2nd cycle instruction.

Cycle 1 or 2

Example LABEL1 BTFSS FLAG, 1 B: PC = LABEL1

TRUE GOTO SUB1 A: if FLAG.1 = 0, PC = TRUE FALSE ... A: if FLAG.1 = 1, PC = FALSE



CALL Call subroutine "k"

 $\begin{array}{cc} \text{Syntax} & \text{CALL k} \\ \text{Operands} & \text{K}: 00\text{h} \sim 3\text{FFh} \end{array}$

Operation: TOS \leftarrow (PC)+ 1, PC.9 \sim 0 \leftarrow k

Status Affected

OP-Code 10 00kk kkkk kkkk

Description Call Subroutine. First, return address (PC+1) is pushed onto the stack. The 10-bit

immediate address is loaded into PC bits <9:0>. CALL is a two-cycle instruction.

Cycle 2

Example LABEL1 CALL SUB1 B: PC = LABEL1

A : PC = SUB1, TOS = LABEL1+1

CLRF Clear "f"

SyntaxCLRF fOperands $f:00h \sim 5Fh$ Operation $(f) \leftarrow 00h, Z \leftarrow 1$

Status Affected Z

OP-Code 00 0001 1fff ffff

Description The contents of register 'f' are cleared and the Z bit is set.

Cycle

Example $CLRF FLAG_REG = 0x5A$

A: FLAG REG = 0x00, Z = 1

CLRW Clear W

Syntax CLRW

Operands -

Operation (W) \leftarrow 00h, Z \leftarrow 1

Status Affected Z

OP-Code 00 0001 0100 0000

Description W register is cleared and Zero bit (Z) is set.

Cycle 1

Example CLRW B: W = 0x5A

A: W = 0x00, Z = 1

CLRWDT Clear Watchdog Timer

Syntax CLRWDT

Operands -

Operation WDT/WKT Timer \leftarrow 00h

Status Affected TO,PD

OP-Code 00 0000 0000 0100

Description CLRWDT instruction clears the Watchdog Timer.

Cycle 1

Example CLRWDT B: WDT counter = ?

A: WDT counter = 0x00



COMF Complement "f"

SyntaxCOMF f [,d]Operands $f:00h \sim 5Fh, d:0, 1$ Operation(destination) \leftarrow (\bar{f})Status AffectedZOP-Code00 1001 dfff ffff

Description The contents of register 'f' are complemented. If 'd' is 0, the result is stored in

W. If 'd' is 1, the result is stored back in register 'f'.

Cycle 1

Example COMF REG1,0 B: REG1 = 0x13

A: REG1 = 0x13, W = 0xEC

DECF Decrement "f"

SyntaxDECF f [,d]Operands $f: 00h \sim 5Fh, d: 0, 1$ Operation(destination) \leftarrow (f) - 1

Status Affected Z

OP-Code 00 0011 dfff ffff

Description Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1,

the result is stored back in register 'f'.

Cycle 1

Example DECF CNT, 1 B: CNT = 0x01, Z = 0

A: CNT = 0x00, Z = 1

DECFSZ Decrement "f", Skip if 0

Syntax DECFSZ f [,d] Operands $f: 00h \sim 5Fh, d: 0, 1$

Operation (destination) \leftarrow (f) - 1, skip next instruction if result is 0

Status Affected -

OP-Code 00 1011 dfff ffff

Description The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the

W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead,

making it a 2 cycle instruction.

Cycle 1 or 2

Example LABEL1 DECFSZ CNT, 1 B: PC = LABEL1

GOTO LOOP A: CNT = CNT - 1

CONTINUE if CNT=0, PC = CONTINUE if CNT \neq 0, PC = LABEL1+1



GOTO Unconditional Branch

 $\begin{array}{lll} \text{Syntax} & \text{GOTO k} \\ \text{Operands} & \text{k}: 00\text{h} \sim 3\text{FFh} \\ \text{Operation} & \text{PC.9}{\sim}0 \leftarrow \text{k} \\ \end{array}$

Status Affected -

OP-Code 11 00kk kkkk kkkk

Description GOTO is an unconditional branch. The 10-bit immediate value is loaded into PC

bits <9:0>. GOTO is a two-cycle instruction.

Cycle 2

Example LABEL1 GOTO SUB1

B : PC = LABEL1A : PC = SUB1

INCF Increment "f"

Syntax INCF f [,d] Operands $f: 00h \sim 5Fh$

Operation (destination) \leftarrow (f) + 1

Status Affected Z

OP-Code 00 1010 dfff ffff

Description The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the

W register. If 'd' is 1, the result is placed back in register 'f'.

Cycle 1

Example INCF CNT, 1

B: CNT = 0xFF, Z = 0A: CNT = 0x00, Z = 1

INCFSZ Increment "f", Skip if 0

Syntax INCFSZ f [,d] Operands $f: 00h \sim 5Fh, d: 0, 1$

Operation (destination) \leftarrow (f) + 1, skip next instruction if result is 0

Status Affected

OP-Code 00 1111 dfff ffff

Description The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the

W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead, making

it a 2 cycle instruction.

Cycle 1 or 2

Example LABEL1 INCFSZ CNT, 1 B : PC = LABEL1

GOTO LOOP A: CNT = CNT + 1

CONTINUE if CNT=0, PC = CONTINUE if CNT \neq 0, PC = LABEL1+1

IORLW Inclusive OR Literal with W

SyntaxIORLW kOperands $k:00h \sim FFh$ Operation $(W) \leftarrow (W) OR k$

Status Affected Z

OP-Code 01 1010 kkkk kkkk

Description The contents of the W register is OR'ed with the eight-bit literal 'k'. The result is

placed in the W register.

Cycle 1

Example IORLW 0x35 B: W = 0x9A

A : W = 0xBF, Z = 0



IORWF Inclusive OR W with "f"

SyntaxIORWF f [,d]Operands $f: 00h \sim 5Fh, d: 0, 1$ Operation(destination) \leftarrow (W) OR k

Status Affected Z

OP-Code 00 0100 dfff ffff

Description Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the

W register. If 'd' is 1, the result is placed back in register 'f'.

Cycle 1

Example IORWF RESULT, 0 B: RESULT = 0x13, W = 0x91

A: RESULT = 0x13, W = 0x93, Z = 0

MOVFW Move "f" to W

SyntaxMOVFW fOperands $f: 00h \sim 5Fh$ Operation $(W) \leftarrow (f)$

Status Affected

OP-Code 00 1000 0fff ffff

Description The contents of register f are moved to W register.

Cycle 1

Example MOVF FSR, 0

B:W=?

A: $W \leftarrow f$, if W = 0 Z = 1

MOVLW Move Literal to W

 $\begin{tabular}{lll} Syntax & MOVLW k \\ Operands & k:00h \sim FFh \\ Operation & (W) \leftarrow k \end{tabular}$

Status Affected -

OP-Code 01 1001 kkkk kkkk

Description The eight-bit literal 'k' is loaded into W register. The don't cares will assemble

as 0's.

Cycle 1

Example MOVLW 0x5A B: W = ?

A:W=0x5A

MOVWF Move W to "f"

 $\begin{array}{ll} \text{Syntax} & \text{MOVWF f} \\ \text{Operands} & \text{f}: 00\text{h} \sim 5\text{Fh} \\ \text{Operation} & \text{(f)} \leftarrow (\text{W}) \\ \end{array}$

Status Affected -

OP-Code 00 0000 1fff ffff

Description Move data from W register to register 'f'.

Cycle 1

 $Example \qquad \qquad MOVWF\ REG1 \qquad \qquad B: REG1 = 0xFF, \ W = 0x4F$

A : REG1 = 0x4F, W = 0x4F



MOVWR Move W to "r"

 $\begin{array}{lll} \text{Syntax} & \text{MOVWR r} \\ \text{Operands} & \text{r}: 00\text{h} \sim 12\text{h} \\ \text{Operation} & \text{(r)} \leftarrow (\text{W}) \end{array}$

Status Affected -

OP-Code 00 0000 00rr rrrr

Description Move data from W register to register 'r'.

Cycle

Example MOVWR REG1 B : REG1 = 0xFF, W = 0x4F

A : REG1 = 0x4F, W = 0x4F

NOP No Operation

Syntax NOP Operands -

Operation No Operation

Status Affected Z

OP-Code 00 0000 0000 0000 Description No Operation

Cycle 1 Example NOP

RETI Return from Interrupt

Syntax RETI Operands -

Operation $PC \leftarrow TOS, GIE \leftarrow 1$

Status Affected -

OP-Code 00 0000 0110 0000

Description Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in to

the PC. Interrupts are enabled. This is a two-cycle instruction.

Cycle 2

Example A : PC = TOS, GIE = 1

RETLW Return with Literal in W

Syntax RETLW k
Operands $k: 00h \sim FFh$ Operation $PC \leftarrow TOS, (W) \leftarrow k$

Status Affected -

OP-Code 01 1000 kkkk kkkk

Description The W register is loaded with the eight-bit literal 'k'. The program counter is

loaded from the top of the stack (the return address). This is a two-cycle

instruction.

Cycle 2

Example CALL TABLE B: W = 0x07

: A: W = value of k8

TABLE ADDWF PCL,1

RETLW k1 RETLW k2

:

RETLW kn



RET Return from Subroutine

Syntax RET Operands -

Operation $PC \leftarrow TOS$

Status Affected

OP-Code 00 0000 0100 0000

Description Return from subroutine. The stack is POPed and the top of the stack (TOS) is

loaded into the program counter. This is a two-cycle instruction.

Cycle 2

Example RET A: PC = TOS

RLF Rotate Left f through Carry

Syntax RLF f [,d]

Operands $f: 00h \sim 7Fh, d: 0, 1$

Operation C Register f

Status Affected C

OP-Code 00 1101 dfff ffff

Description The contents of register 'f' are rotated one bit to the left through the Carry Flag.

If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored

back in register 'f'.

Cycle

Example RLF REG1,0 B: REG1 = $1110\ 0110$, C = 0

A: REG1 = 1110 0110 W = 1100 1100, C = 1

RRF Rotate Right "f" through Carry

Syntax RRF f [,d]

Operands $f: 00h \sim 7Fh, d: 0, 1$

Operation C



Status Affected C

OP-Code 00 1100 dfff ffff

Description The contents of register 'f' are rotated one bit to the right through the Carry Flag.

If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed

back in register 'f'.

Cycle 1

Example RRF REG1,0 B: REG1 = $1110 \ 0110$, C = 0

A : REG1 = 1110 0110

 $W = 0111\ 0011, C = 0$



SLEEP Go into standby mode, Clock oscillation stops

Syntax SLEEP
Operands Operation Status Affected TO,PD

OP-Code 00 0000 0000 0011

Description Go into SLEEP mode with the oscillator stops.

Cycle

Example SLEEP

SUBWF Subtract W from "f"

SyntaxSUBWF f [,d]Operands $f: 00h \sim 7Fh, d: 0, 1$ Operation $(destination) \leftarrow (f) - (W)$

Status Affected C, DC, Z OP-Code 00 0010 dfff ffff

Description Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register

'f'.

Cycle 1

Example SUBWF REG1,1 B : REG1 = 3, W = 2, C = ?, Z = ?

A: REG1 = 1, W = 2, C = 1, Z = 0

SUBWF REG1,1 B: REG1 = 2, W = 2, C = ?, Z = ?

A: REG1 = 0, W = 2, C = 1, Z = 1

SUBWF REG1,1 B: REG1 = 1, W = 2, C = ?, Z = ?

A: REG1 = FFh, W = 2, C = 0, Z = 0

SWAPF Swap Nibbles in "f"

Syntax SWAPF f [,d] Operands $f: 00h \sim 7Fh, d: 0, 1$

Operation (destination, $7\sim4$) \leftarrow (f. $3\sim0$), (destination. $3\sim0$) \leftarrow (f. $7\sim4$)

Status Affected -

OP-Code 00 1110 dfff ffff

Description The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is

placed in W register. If 'd' is 1, the result is placed in register 'f'.

Cycle

Example SWAPF REG1, 0 B: REG1 = 0xA5

A : REG1 = 0xA5, W = 0x5A

DS-TM57PA10_10A_E 42 Rev 2.6, 2015/12/29



TESTZ Test if "f" is zero

Status Affected Z

OP-Code 00 1000 1fff ffff

Description If the content of register 'f' is 0, Zero flag is set to 1.

Cycle

Example TESTZ REG1 B: REG1 = 0, Z = ?

A : REG1 = 0, Z = 1

XORLW Exclusive OR Literal with W

Status Affected Z

OP-Code 01 1111 kkkk kkkk

Description The contents of the W register are XOR'ed with the eight-bit literal 'k'. The

result is placed in the W register.

Cycle 1

Example XORLW 0xAF B: W = 0xB5

A: W = 0x1A

XORWF Exclusive OR W with "f"

Syntax XORWF f [,d] Operands $f: 00h \sim 7Fh, d: 0, 1$

Operation (destination) \leftarrow (W) XOR (f)

Status Affected Z

OP-Code 00 0110 dfff ffff

Description Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result

is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

Cycle 1

Example XORWFREG, 1 B: REG = 0xAF, W = 0xB5

A : REG = 0x1A, W = 0xB5



ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings $(T_A = 25 \text{ }^{\circ}\text{C})$

Parameter	Rating	Unit
Supply voltage	V_{SS} - 0.3 to V_{SS} + 6.5	
Input voltage	V_{SS} - 0.3 to V_{DD} + 0.3	V
Output voltage	V_{SS} - 0.3 to V_{DD} + 0.3	
Output current high per 1 PIN	-25	
Output current high per all PIN	-80	A
Output current low per 1 PIN	+30	mA
Output current low per all PIN	+150	
Maximum Operating Voltage	5.5	V
Operating temperature	-40 to +85	°C
Storage temperature	-65 to +150	

DS-TM57PA10_10A_E 44 Rev 2.6, 2015/12/29



2. DC Characteristics ($T_A = 25$ °C, $V_{DD} = 5.0$ V, unless otherwise specified)

Parameter	Symbol	Co	onditions	Min	Тур	Max	Unit
		All Input,	$V_{DD} = 5V$	$0.44V_{\mathrm{DD}}$			V
In most III als Malta as	V	except PA7	$V_{DD} = 3V$	$0.5V_{\mathrm{DD}}$			V
Input High Voltage	V_{IH}	DA7	$V_{\rm DD} = 5V$	$0.6V_{DD}$			V
		PA7	$V_{DD} = 3V$	$0.63V_{DD}$			V
		All Input,	$V_{\mathrm{DD}} = 5\mathrm{V}$			$0.26V_{DD}$	V
Input Low Voltage	V	except PA7	$V_{DD} = 3V$			$0.3V_{DD}$	V
Input Low Voltage	$V_{ m IL}$	PA7	$V_{DD} = 5V$			$0.36V_{DD}$	V
		ra/	$V_{DD} = 3V$			$0.33V_{DD}$	V
Output High	V_{OH}	All Output	$V_{DD} = 5V, I_{OH} = 7$ mA	4.5			V
Voltage (NOTE 1)	▼ OH		$V_{DD} = 3V, I_{OH} = 4$ mA	2.7			V
Output Low Voltage	V _{OL}	All Output	$V_{DD} = 5V, I_{OL} = 20$ mA			0.5	V
Output Low voltage Vo	▼ OL	An Output	$V_{DD} = 3V, I_{OL} = 10$ mA			0.3	V
Input Leakage Current (pin high)	$I_{\rm ILH}$	All Input	$V_{IN} = V_{DD}$	_	ı	1	uA
Input Leakage Current (pin low)	I_{ILL}	All Input	$V_{IN} = 0 V$	_	ı	-1	uA
Output Leakage Current (pin high)	I_{OLH}	All Output	$V_{OUT} = V_{DD}$	_	ı	2	uA
Output Leakage Current (pin low)	I_{OLL}	All Output	$V_{OUT} = 0V$	_	-	-2	uA
		Run 8 MHz, No Load	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$		3.4		mA
Power Supply Current	I_{DD}	Run 4 MHz, No Load	V _{DD} =3.0V	_	0.9		mA
Current		Stop mode,	$V_{\rm DD} = 4.5 \text{ to } 5.5 \text{V}$			1	uA
		No Load	$V_{DD} = 3.0V$	_		1	uA
Contour Class		VDD >	$V_{DD} = 5V$			24	
System Clock Frequency	f_{OSC}	$VDD > LVR_{th}$	$V_{DD} = 3V$	_	_	18	MHz
Trequency		D V ICtn	$V_{DD} = 2.2V$			10	
LVR reference V	oltage.		V	1.85	2.0	2.2	V
L v K leieleilee v	onage		V_{LVR}	2.8	2.9	3.2	V
LVR Hysteresis V			V_{HYST}	_	±0.1	_	V
Low Voltag Detection tin			t_{LVR}	10	_	_	μs
D II II. D	D	V _{IN} = 0V Ports A/B	$V_{DD} = 5V$ $V_{DD} = 3V$		90 170		k
Pull-Up Resistor	R_P	$V_{IN} = 0 V$ PA7	$V_{DD} = 5V$ $V_{DD} = 3V$		18 18		k

 $\underline{\text{NOTE}}$: 1. while strong MP drives

DS-TM57PA10_10A_E 45 Rev 2.6, 2015/12/29



3. Clock Timing $(T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter		Condition		Min	Тур	Max	Unit
External RC Frequency		R = 3.3K	C = 20 pF	-	2.91	-	
	$V_{DD} = 3V$	R = 10K	C = 100 pF	-	0.78	-	
		R = 100K	C = 300 pF	-	0.04	-	
	$V_{DD} = 5V$	R = 3.3K	C = 20 pF	_	3.63	-	MHz
		R = 10K	C = 100 pF	-	0.67	-	
		R = 100K	C = 300 pF	-	0.03	-	
L. t 1 D.C. F	$V_{DD} = 4.75 \text{ to } 5.25 \text{V } (T_A = 25^{\circ}\text{C})$			Typ-2%	3.9	Typ+2%	
Internal RC Frequency	$V_{\rm DD} = 2$	2.8 to 3.2V (T	$\Gamma_{A} = 25^{\circ}C$	Typ-4%	3.83	Typ+4%	

4. Reset Timing Characteristics $(T_A = 25^{\circ}C, V_{DD} = 2.0V \text{ to } 5.5V)$

Parameter	Conditions	Min	Тур	Max	Unit
RESET Input Low width	Input $V_{DD} = 5V \pm 10 \%$	3	-	_	μs
WDT wakeup time	$V_{DD} = 5V$, WKTPSC = 11	Typ-15%	100	Typ+15%	me
	$V_{DD} = 3V$, WKTPSC = 11	Typ-15%	129	Typ+15%	ms
CPU start up time	$V_{DD} = 5V$	_	3.5	-	ms


5. ADC Electrical Characteristics $(T_A = 25^{\circ}C, V_{DD} = 2.0V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Conditions	Min	Тур	Max	Units
Total Accuracy	$V_{DD} = 5.12V, V_{SS} = 0 V$	_	± 2.5	± 8	LSB
Integral Non-Linearity	$\mathbf{v}_{\mathrm{DD}} = 3.12 \mathbf{v}, \mathbf{v}_{\mathrm{SS}} = 0 \mathbf{v}$	_	± 3.2	± 5	LSD
Max Input Clock (f _{ADC})	_	-	_	2	MHz
Conversion Time	$f_{ADC} = 2 \text{ MHz}$	-	25	_	μs
Input Voltage	-	V _{SS}	_	V_{DD}	V


DS-TM57PA10_10A_E 46 Rev 2.6, 2015/12/29



6. Characteristic Graphs










DS-TM57PA10_10A_E 47 Rev 2.6, 2015/12/29














DS-TM57PA10_10A_E 49 Rev 2.6, 2015/12/29



PACKAGING INFORMATION


The ordering information:


Ordering number	Package
TM57PA10-OTP TM57PA10A-OTP	Wafer / Dice blank chip
TM57PA10-COD TM57PA10A-COD	Wafer / Dice with code
TM57PA10-OTP-02 TM57PA10A-OTP-02	DIP 14-pin (300 mil)
TM57PA10-OTP-15 TM57PA10A-OTP-15	SOP 14-pin (150 mil)
TM57PA10-OTP-03 TM57PA10A-OTP-03	DIP 16-pin (300 mil)
TM57PA10-OTP-16 TM57PA10A-OTP-16	SOP 16-pin (150 mil)


DS-TM57PA10_10A_E 50 Rev 2.6, 2015/12/29



14-DIP Package Dimension







SYMBOL	DI	MENSION IN M	И М	DIMENSION IN INCH		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	-	-	5.334	-	-	0.210
A1	0.381	-	-	0.015	-	-
A2	3.175	3.302	3.429	0.125	0.130	0.135
D	18.669	19.177	19.685	0.735	0.755	0.775
Е	7.620 BSC				0.300 BSC	
E1	6.223	6.350	6.477	0.245	0.250	0.255
L	2.921	3.366	3.810	0.115	0.133	0.150
eВ	8.509	9.017	9.525	0.335	0.355	0.375
θ	0°	7.5°	15°	0°	7.5°	15°
JEDEC	MS-001 (AA)					


NOTES:


- 1. "D" , "E1" DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOTEXCEED .010 INCH.
- 2. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
- 3. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.
- 4. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MININUM.
- 5. DATUM PLANE \boxplus COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.


DS-TM57PA10_10A_E 51 Rev 2.6, 2015/12/29




14-SOP Package Dimension











SYMBOL	DIMENSION IN MM			DIMENSION IN INCH			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
A	1.35	1.55	1.75	0.0532	0.0610	0.0688	
A1	0.10	0.18	0.25	0.0040	0.0069	0.0098	
В	0.33	0.42	0.51	0.0130	0.0165	0.0200	
С	0.19	0.22	0.25	0.0075	0.0087	0.0098	
D	8.55	8.65	8.75	0.3367	0.3410	0.3444	
Е	5.80	6.00	6.20	0.2284	0.2362	0.2440	
E1	3.80	3.90	4.00	0.1497	0.1536	0.1574	
e	1.27 BSC				0.050 BSC		
h	0.25	0.38	0.50	0.0099	0.0148	0.0196	
L	0.40	0.84	1.27	0.0160	0.0330	0.0500	
θ	0°	4°	8°	0°	4°	8°	
JEDEC		MS-012 (AB)					


DS-TM57PA10_10A_E 52 Rev 2.6, 2015/12/29



16-DIP Package Dimension







SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
STMBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	-	-	4.369	-	-	0.172
A1	0.381	0.673	0.965	0.015	0.027	0.038
A2	3.175	3.302	3.429	0.125	0.130	0.135
D	18.669	19.177	19.685	0.735	0.755	0.775
Е	7.620 BSC				0.300 BSC	
E1	6.223	6.350	6.477	0.245	0.250	0.255
L	2.921	3.366	3.810	0.115	0.133	0.150
e_{B}	8.509	9.017	9.525	0.335	0.355	0.375
θ	0°	7.5°	15°	0°	7.5°	15°
JEDEC	MS-001 (BB)					


NOTES:


- 1. "D" , "E1" DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOTEXCEED .010 INCH.
- 2. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
- 3. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.
- 4. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MININUM.
- 5. DATUM PLANE III COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.


DS-TM57PA10_10A_E 53 Rev 2.6, 2015/12/29




16-SOP Package Dimension









CVMDOL	DIMENSION IN MM			DIMENSION IN INCH		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	1.35	1.55	1.75	0.0532	0.0610	0.0688
A1	0.10	0.18	0.25	0.0040	0.0069	0.0098
В	0.33	0.42	0.51	0.0130	0.0165	0.0200
С	0.19	0.22	0.25	0.0075	0.0087	0.0098
D	9.80	9.90	10.00	0.3859	0.3898	0.3937
Е	5.80	6.00	6.20	0.2284	0.2362	0.2440
E1	3.80	3.90	4.00	0.1497	0.1536	0.1574
e		1.27 BSC	•		0.050 BSC	•
h	0.25	0.38	0.50	0.0099	0.0148	0.0196
L	0.40	0.84	1.27	0.0160	0.0330	0.0500
θ	0°	4°	8°	0°	4°	8°
JEDEC		MS-012 (AC)				

 \triangle * NOTES : DIMENSION " D " DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.

DS-TM57PA10_10A_E 54 Rev 2.6, 2015/12/29