

tenx reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses tenx products for any such unintended or unauthorized application, Buyer shall indemnify and hold tenx and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that tenx was negligent regarding the design or manufacture of the part.

AMENDMENT HISTORY

CONTENTS

FEATURES

- 1. ROM: 2K x 14 bits OTP or 1K x 14 bits TTPTM (Two Time Programmable ROM)
- **2.** RAM: 184 x 8 bits
- **3.** STACK: 5 Levels
- **4.** I/O Ports: Three bit-programmable I/O ports (Max. 18 pins)
- **5.** Two Independent Timers
	- Timer₀
		- 8-bit Timer0 divided by $1 \sim 256$ pre-scale option / counter / interrupt / stop function
	- \bullet T₂
		- 15-bit T2 with 4 interrupt interval time options
		- IDLE mode wake-up timer or used as one simple 15-bit time base
		- Clock source: SXT or SIRC/2
- **6.** Two Independent PWMs
	- One 8-bit PWM0 with pre-scale / period-adjustment / buffer-reload / clear and hold function
	- One 8-bit PWM1 with simple fixed frequency and duty cycle
- **7.** One analog voltage comparator
- **8.** 14 channels Touch Key
- **9.** Min. Operating Voltage (power on) and Speed: VDD can be lowest to 1.6V when the Fsys is 4 MHz
- **10.** PA1 ~ PA6, PB1 ~ PB6 individual pin low level wake up
- **11.** System Oscillation Sources
	- Fast-clock
		- FXT (Fast Crystal): 1 MHz ~ 24 MHz
		- FIRC (Fast Internal RC): 8 MHz
	- Slow-clock
		- SXT (Slow Crystal): 32768 Hz
		- SIRC (Slow Internal RC)
			- $V_{DD} = 5V$, SIRC = 110 KHz
			- $V_{DD} = 3V$, SIRC = 88 KHz
- **12.** System Clock Prescaler: System Oscillation Sources can be divided by 16 / 4 / 2 / 1 as System Clock (Fsys)

- **13.** Power Saving Operation Modes
	- FAST Mode: Fast-clock keeps CPU running
	- SLOW Mode: Fast-clock stops, Slow-clock keeps CPU running
	- IDLE Mode: Fast-clock and CPU stop. T2 keeps running
	- STOP Mode: All Clocks stop, T2 stops
- **14.** Dual System Clock
	- \bullet FIRC + SIRC
	- \bullet FIRC + SXT
	- \bullet FXT + SIRC

```
15. Reset Sources
```
- Power On Reset
- Watchdog Reset
- Low Voltage Reset
- External pin Reset
- **16.** 3-Level Low Voltage Reset: 1.6V / 2.1V / 3.0V (can be disabled)
- **17.** 2-Level Low Voltage Detect: 2.2V / 3.1V (can be disabled)
- **18.** Enhanced Power Noise Rejection
- **19.** Built-in Power Management circuitry
- **20.** Operation Voltage: Low Voltage Reset Level to 5.5V
	- Fsys = 4 MHz, $1.6V \sim 5.5V$
	- Fsys = 8 MHz, $2.1V \sim 5.5V$
	- Fsys = 16 MHz, $3.1V \sim 5.5V$
- **21.** Operating Temperature Range: -40℃ to +85℃
- **22.** Interrupts
	- Three External Interrupt Pins
		- Two pins are falling edge triggered
		- One pin is rising or falling edge triggered
	- Timer0 / T2 / Comparator Interrupts
- **23.** Watchdog Timer (WDT)
	- Clocked by built-in RC oscillator with 4 adjustable Reset time options
		- $V_{DD} = 5V$, WDT = 152 ms / 76 ms / 38 ms / 19 ms
		- $V_{DD} = 3V$, WDT = 192 ms / 96 ms / 48 ms / 24 ms
	- Watchdog timer can be disabled/enabled in Power-down mode

- **24.** I/O Port Modes
	- Pseudo-Open-Drain Output (PA2 ~ PA0)
	- Open-Drain Output
	- CMOS Push-Pull Output
	- Schmitt Trigger Input with pull-up resistor option
- **25.** Table Read Instruction: 14-bit ROM data lookup table
- **26.** Support 5-wire program
- **27.** Instruction set: 39 Instructions
- **28.** Package Types:
	- 8-pin MSOP (118mil)
	- \bullet 16-pin DIP (300 mil)
	- \bullet 16-pin SOP (150 mil)
	- \bullet 16-pin SSOP(150mil)
	- \bullet 18-pin DIP (300 mil)
	- 18-pin SOP (300 mil)
	- 20-pin DIP (300 mil)
	- 20-pin SOP (300 mil)
- **29.** Supported EV board on ICE

EV board: EV2774

BLOCK DIAGRAM

PIN ASSIGNMENT

PIN DESCRIPTION

PIN SUMMARY

Symbol: P.P. = Push-Pull Output P.O.D. = Pseudo Open Drain $O.D. = Open Drain$

FUNCTIONAL DESCRIPTION

1. CPU Core

1.1 Clock Scheme and Instruction Cycle

The system clock (Fsys) is internally divided by two to generate Q1 state and Q2 state for each instruction cycle. The Programming Counter (PC) is updated at Q1 and the instruction is fetched from program ROM and latched into the instruction register in Q2. It is then decoded and executed during the following Q1-Q2 cycle. Branch instructions take two cycles since the fetch instruction is 'flushed' from the pipeline, while the new instruction is being fetched and then executed.

1.2 RAM Addressing Mode

There are two Data Memory Planes in CPU, R-Plane and F-Plane. The registers in R-Plane are writeonly. The "MOVWR" instruction copy the W-register's content to R-Plane registers by direct addressing mode. The lower locations of F-Plane are reserved for the SFR. Above the SFR is General Purpose Data Memory, implemented as static RAM. F-Plane can be addressed directly or indirectly. Indirect Addressing is made by INDF register. The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR (F04.6~0) register (FSR is a pointer). The first half of F-Plane is bit-addressable, while the second half of F-Plane is not bitaddressable. And there are two RAM banks can be selected by RAMBK (F03.5).

◇Example: Write immediate data into R-Plane register

MOVLW AAH ; Move immediate AAH into W register MOVWR 05H ; Move W value into R-Plane location 05H ◇Example: Write immediate data into F-Plane register MOVLW 55H ; Move immediate 55H into W register MOVWF 20H ; Move W value into F-Plane location 20H ◇Example: Move F-Plane location 20H data into W register MOVFW 20H ; To get a content of F-Plane location 20H to W ◇Example: Clear SRAM Bank0 data by indirect addressing mode $MOVLW$ 20H ; $W = 20H$ (SRAM start address) MOVWF FSR ; Set start address of user SRAM into FSR register BCF STATUS, RAMBK ; Set RAMBK = 0 LOOP: MOVLW 00H MOVFW INDF : Clear user SRAM data INCF FSR, 1 ; Increment the FSR for next address $MOVLW$ 80H ; $W = 80H$ (SRAM end address) XORWF FSR, 0 ; Check the FSR is end address of user SRAM? BTFSS STATUS, Z ; Check the Z flag

> GOTO LOOP $\qquad \qquad ;$ If $Z = 0$, goto LOOP label \therefore if $Z = 1$, exit LOOP

1.3 Programming Counter (PC) and Stack

The Programming Counter is 11-bit wide capable of addressing a 2K x 14 OTP ROM. As a program instruction is executed, the PC will contain the address of the next program instruction to be executed. The PC value is normally increased by one except the followings. The Reset Vector (000h) and the Interrupt Vector (001h) are provided for PC initialization and Interrupt. For CALL/GOTO instructions, PC loads 11 bits address from instruction word. For RET/RETI/RETLW instructions, PC retrieves its content from the top level STACK. For the other instructions updating PC[7:0], the PC[10:8] keeps unchanged. Therefore, the data of a lookup table must be located with the same PC[10:8]. The STACK is 11-bit wide and 5-level in depth. The CALL instruction and hardware interrupt will push STACK level in order. While the RET/RETI/RETLW instructions pop the STACK level in order.

For table lookup, the device offers the powerful table read instructions TABRL, TABRH to return the 14-bit ROM data into W register by setting the DPTR = {DPH, DPL} registers in F-Plane.

◇Example: To look up the PROM data located "TABLE"

Note: TM57PT20A defines 256 ROM addresses as one page, so that TM57PT20A has eight pages, 000H~0FFH, 100H~1FFH, 200H~2FFH, …, and 700H~7FFH. On the other words, PC[10:8] can be defined as page. A lookup table must be located at the same page to avoid getting wrong data. Thus, the lookup table has maximum 255 data for above example with starting a lookup table at X00H ($X=1, 2, 3, ..., 6, 7$). If a lookup table has fewer data, it needs not set the starting address at X00H, just only confirm all lookup table data are located at the same page.

◇Example: To look up the PROM data located in "TABLE" by TABRL and TABRH instructions

1.4 ALU and Working (W) Register

The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. In two-operand instructions, typically one operand is the W register, which is an 8-bit non-addressable register used for ALU operations. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either W register or a file register. Depending on the instruction executed, the ALU may affect the values of Carry (C), Digit Carry (DC), and Zero (Z) Flags in the STATUS register. The C and DC flags operate as a /Borrow and /Digit Borrow, respectively, in subtraction.

Note: /Borrow represents inverted of Borrow register.

/Digit Borrow represents inverted of Digit Borrow register.

1.5 STATUS Register (F-Plane 03H)

This register contains the arithmetic status of ALU, the reset status, and the voltage status. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect those bits. The RAMBK bit is used to the SRAM Bank selection. The LVD bit is a voltage status flag. It is affected by the power supply voltage (V_{DD}) . The LVD threshold voltage is chosen by SYSCFG[11:10].

◇Example: Write immediate data into STATUS register

◇Example: Bit addressing set and clear STATUS register

◇Example: Determine the C flag by BTFSS instruction

◇Example: Detect low supply voltage by the LVD flag

LOOP:

1.6 Interrupt

The TM57PT20A has 1 level, 1 vector and 6 interrupt sources. Each interrupt source has its own enable control bit. An interrupt event will set its individual pending flag; no matter its interrupt enable control bit is 0 or 1. Because TM57PT20A has only 1 vector, there is not an interrupt priority register. The interrupt priority is determined by F/W.

If the corresponding interrupt enable bit has been set (INTIE), it would trigger CPU to service the interrupt. CPU accepts interrupt in the end of current executed instruction cycle. In the mean while, a "CALL 001" instruction is inserted to CPU, and i-flag is set to prevent recursive interrupt nesting.

The i-flag is cleared in the instruction after the "RETI" instruction. That is, at least one instruction in main program is executed before service the pending interrupt. The interrupt event is level triggered. F/W must clear the interrupt event register while serving the interrupt routine.

◇Example: Setup INT0 (PA2) interrupt request with rising edge trigger

F09.0 **INT0IF**: INT0 interrupt event pending flag This bit is set by H/W at INT0 pin's falling/rising edge, write 0 to this bit will clear this flag

R0B.4 **INT0EDG:** INT0 pin (PA2) edge interrupt event 0: falling edge to trigger 1: rising edge to trigger

2 Chip Operation Mode

2.1 Reset

The TM57PT20A can be RESET in four ways.

- Power-On-Reset
- Low Voltage Reset (LVR)
- External Pin Reset (PA7)
- Watchdog Reset (WDT)

After Power-On-Reset, all system and peripheral control registers are then set to their default hardware Reset values. The clock source, LVR level and chip operation mode are selected by the SYSCFG register value. The Low Voltage Reset features static reset when supply voltage is below a threshold level. There are three threshold levels can be selected. The LVR's operation mode is defined by the SYSCFG register.

There are three voltage selections for the LVR threshold level, one is higher level which is suitable for application with V_{DD} is more than 3.6V, the second one is suitable for application with V_{DD} is more than 3.0V, while another one is suitable for application with V_{DD} is less than 3.0V. See the following LVR Selection Table; user must also consider the lowest operating voltage of operating frequency.

LVR Selection Table:

The External Pin Reset and Watchdog Reset can be disabled or enabled by the SYSCFG register. These two resets also set all the control registers to their default reset value.

l,

2.2 System Configuration Register (SYSCFG)

The System Configuration Register (SYSCFG) is located at ROM address 7FCh. The SYSCFG determines the option for initial condition of MCU. It is written by PROM Writer only. User can select LVR threshold voltage and chip operation mode by SYSCFG register. The default value of SYSCFG is 3FFFh. The 13th bit of SYSCFG is code protection selection bit. If this bit is 0, the data in PROM will be protected, when user reads PROM.

2.3 PROM Re-use ROM

The PROM of this device is 2K words. For some F/W program, the program size could be less than 1K words. To fully utilize the PROM, the device allows users to reuse the PROM. This feature is named as Two Time Programmable (TTP) ROM. While the first half of PROM is occupied by a useless program code and the second half of the PROM remains blank, users can re-write the PROM with the updated program code into the second half of the PROM. In the Re-use mode, the Reset Vector and Interrupt Vector are re-allocated at the beginning of the PROM's second half by the Assembly Compiler. Users simply choose the "REUSE" option in the ICE tool interface, and then the Compiler will move the object code to proper location. That is, the user's program still has reset vector at address 000h, but the compiled object code has reset vector at 400h. In the SYSCFG, if protect mode is enabled and not Re-use, the Code protection area is first half of PROM. This allows the Writer tool to write then verify the Code during the Re-use Code programming. After the Re-use Code being written into the PROM's second half, user should write "REUSE" control bit to "0". In the mean while, the Code protection area becomes the whole PROM except the Reserved Area.

2.4 Power-Down Mode

The Power-down mode includes IDLE Mode and STOP Mode. It is activated by SLEEP instruction. During the Power-down mode, the system clock and peripherals stop to minimize power consumption. The T2 Timer is working or not depends on F/W setting, and WDT is set by SYSCFG. The Power-down mode can be terminated by Reset, or enabled Interrupts (External pins and T2 interrupts) or PA1-6 and PB1-6 pins low level wake up.

R03.7~0 **PWRDN:** Write this register to enter Power Down (STOP/IDLE) Mode

2.5 Dual System Clock

TM57PT20A is designed with dual-clock system. There are four kinds of clock source, FXT (Fast Crystal) Clock, SXT (Slow Crystal) Clock, SIRC (Slow Internal RC) Clock and FIRC (Fast Internal RC) Clock. Each clock source can be applied to CPU kernel as system clock source. When in IDLE mode, only SXT or SIRC/2 can be configured to keep oscillating to provide clock source to T2 block. Refer to the Figure as below.

FAST Mode:

TM57PT20A enters FAST mode by setting the CPUCKS (F15.2). In FAST mode, TM57PT20A can select FXT or FIRC as its system clock source by setting FASTCKS (F15.6). However, change Fastclock type under FAST mode is not allowed. User should let TM57PT20A enter SLOW mode first, change FASTCKS, then back to FAST mode.

In this mode, the program is executed using Fast-clock as system clock source. The Timer0 block is driven by Fast-clock. PWM can be driven by Fast-clock or FIRC 16 MHz by setting PWMCKS (R11.4).

SLOW Mode:

After power on or reset, TM57PT20A enters SLOW mode, the default Slow-clock is SIRC. User can select SXT or SIRC as its System clock by setting SLOWCKS (F15.7). However, change Slow-clock type under SLOW mode is not allowed. User should let TM57PT20A enter FAST mode first, change SLOWCKS, then back to SLOW mode.

IDLE Mode:

When SLOWSTP (F15.4) is cleared, the TM57PT20A will enter the "IDLE Mode" after executing the SLEEP instruction. In this mode, the Slow-clock will continue running to provide clock to T2 block. CPU stops fetching code and all blocks are stop except T2 related circuits.

T2 is independent and has its own control registers. It is possible to keep T2 working and wake-up in the IDLE mode.

STOP Mode:

When SLOWSTP (F15.4) is set, all blocks will be turned off and the TM57PT20A will enter the "STOP Mode" after executing the SLEEP instruction. STOP mode is similar to IDLE mode. The difference is all clock oscillators either Fast-clock or Slow-clock are stopped and no clocks are generated.

2.6 Dual System Clock Modes Transition

TM57PT20A is operated in one of four modes: FAST Mode, SLOW Mode, IDLE Mode, and STOP Mode.

Modes Transition Diagram:

FAST Mode transits to SLOW Mode:

The source clock of Slow-clock can be chosen by SLOWCKS (F15.7). If SLOWCKS is set, the source clock of Slow-clock is Slow Crystal (SXT), otherwise is Slow Internal RC (SIRC). The following steps are suggested to be executed by order when FAST mode transits to SLOW mode:

- (1) Select Slow-clock type (SXT: SLOWCKS=1, SIRC: SLOWCKS=0)
- (2) Switch system clock source to Slow-clock (CPUCKS = 0)
- (3) Stop Fast-clock (FASTSTP = 1)

◇Example: Switch operating mode from FAST mode to SLOW mode with SXT

SLOW Mode transits to FAST Mode:

The source clock of Fast-clock can be chosen by FASTCKS (F15.6). If FASTCKS is set, the source clock of Fast-clock is Fast Crystal (FXT), otherwise is Fast Internal RC (FIRC). The following steps are suggested to be executed by order when SLOW mode transits to FAST mode:

- (1) Select Fast-clock type (FXT: FASTCKS=1, FIRC: FASTCKS=0)
- (2) Enable Fast-clock (FASTSTP = 0)
- (3) Switch system clock source to Fast-clock (CPUCKS = 1)

◇Example: Switch operating mode from SLOW mode to FAST mode with FXT

IDLE Mode Setting:

The IDLE mode can be configured by following setting in order:

- (1) Enable Slow-clock (SLOWSTP = 0)
- (2) Execute SLEEP instruction

IDLE mode can be woken up by interrupts (XINT or T2) or PA1-6 and PB1-6 pins low level wake up.

◇Example: Switch operating mode to IDLE mode

STOP Mode Setting:

The STOP mode can be configured by following setting in order:

- (1) Stop Slow-clock (SLOWSTP = 1)
- (2) Execute SLEEP instruction

STOP mode can be woken up by interrupt (XINT) or PA1-6 and PB1-3 pins low level wake up.

◇Example: Switch operating mode to STOP mode

IO setting notes in STOP/IDLE mode:

Note: In STOP/IDLE mode, PA3 and PA4 must be set as input mode with internal pull-up enable to avoid floating state when select FXT or SXT mode. The PA3 and PA4 IO setting list as below.

※:Don't care

F15.7 **SLOWCKS**: Slow-clock type select or T2 clock source select For Slow-clock type 0: SIRC 1: SXT For T2 clock source 0: SIRC/2 1: SXT F15.6 **FASTCKS**: Fast-clock type select 0: FIRC 1: FXT F15.4 **SLOWSTP**: Slow-clock Enable / Disable 0: enable 1: disable in Power-down mode F15.3 **FASTSTP**: Fast-clock Enable / Disable 0: enable 1: disable

F15.2 **CPUCKS**: System clock source select 0: Slow-clock

1: Fast-clock

F15.1~0 **CPUPSC**: System clock source prescaler. System clock source 00: divided by 16 01: divided by 4 10: divided by 2 11: divided by 1

Warning: The CLKCTL (F15) can't be set directly for CPU modes transition. It may cause the transition fail. Please refer the mentioned steps for transition in this chapter.

2.7 Internal Power Management

The TM57PT20A has built-in Power Management circuitry and scheme to adapt user's system operation voltage and clock speed. The Power Management related control bits are listed below.

NOPUMP: (R0E.3, Default = 0)

If this bit is "1", the TM57PT20A's internal Voltage Pump circuitry has stopped working. Otherwise, the TM57PT20A works in the auto-pump-mode. It turns on Voltage Pump when $V_{DD} < 2.7V$, turns off Voltage Pump when $V_{DD} > 2.7V$.

MODE3V: (R0E.2, Default = 0)

This bit enables the TM57PT20A to work in the extremely high clock speed and/or low voltage (V_{DD} =1.1V) environment. When MODE3V is set, the TM57PT20A continuously turns on the Voltage Pump circuitry no matter $V_{DD} > 2.7V$ or $V_{DD} < 2.7V$. So that it is suggested enable this mode when the operating voltage range covers 2.7V.

Warning: User must set MODE3V = 0 when $V_{DD} > 3.2V$

VDDFLT: (R0E.6, Default = 0)

If this bit is "1", the TM57PT20A turns on the power noise filter circuitry to enhance the chip's power noise immunity. The LVD flag is disabled in such setting.

The following table shows the relationship of operation voltage and system clock.

Note: FIRC and SIRC are very low accuracy when operating at low voltage.

The TM57PT20A starts at the Slow-clock mode after power on or reset. It can be switched to Fast-clock mode as long as the supply voltage is within related operating voltage range.

R0E.6 **VDDFLT:** Power noise filter 0: disable 1: enable

R0E.3 **NOPUMP:** Voltage PUMP control 0: enable auto-pump-mode or PUMP always ON 1: disable voltage pump

R0E.2 **MODE3V**: MODE 3V control

 0: disable 1: enable

3 Peripheral Functional Block

3.1 Watchdog (WDT) Timer

The WDT clock source is internal RC Timer. It is enabled by setting the WDTE[1:0] (SYSCFG[6:5]). The overflow period of WDT can be selected from 19 ms to 192 ms. The WDT timer is cleared by the CLRWDT instruction. The WDT works in both normal (SLOW and FAST mode) mode and IDLE mode. In normal mode, the WDT is enabled by setting WDTE[1], no matter WDTE[0] is set or cleared. In other words, the internal RC Timer stops for power saving when WDTE[1] is cleared. In IDLE mode, the WDT is only enabled when WDTE[1] and WDTE[0] are both set. Otherwise it will be disabled and stopped for power saving. Refer to the following table and figure.

WDT Block Diagram

The WDT and WKT's behavior in different Mode are shown as below table.

F03.4 **TO:** WDT time out flag, read-only 0: after Power On Reset, LVR Reset, or CLRWDT/SLEEP instructions 1: WDT time out occurs

R04.7~0 **WDTCLR:** Write this register to clear WDT

R0B.1~0 **WDTPSC:** WDT pre-scale select:

3.2 Timer0: 8-bit Timer/Counter with Pre-scale (PSC)

The Timer0 is an 8-bit wide register of F-Plane. It can be read or written as any other register of F-Plane. Besides, Timer0 increases itself periodically and automatically rolls over based on the pre-scaled clock source, which can be the instruction cycle or TM0CKI (PA2) rising/falling input. The Timer0's increasing rate is determined by the TM0PSC[3:0] (R02.3~0). The Timer0 can generate interrupt flag TM0IF (F09.4) when it rolls over. It generates Timer0 interrupt if the TM0IE (F08.4) bit is set. Timer0 can be stopped counting if the TM0STP (F14.1) bit is set.

Timer0 Block Diagram

Timer Mode:

When the Timer0 prescaler (TM0PSC) is written, the internal 8-bit prescaler will be cleared to 0 to make the counting period correct at the first Timer0 count. TM0CLK is the internal signal that causes the Timer0 to increase by 1 at the end of TM0CLK. TM0WR is also the internal signal that indicates the Timer0 is directly written by instruction; meanwhile, the internal 8-bit prescaler will be cleared. When Timer0 counts from FFh to 00h, TM0IF (Timer0 Interrupt Flag) will be set to 1 and generate interrupt if TM0IE (Timer0 Interrupt Enable) is set. The following timing diagram describes the Timer0 works in pure Timer mode.

Timer0 works in Timer mode (TM0CKS = 0)

The equation of Timer0 interrupt timer value is as following:

Timer0 interrupt interval cycle time = Instruction cycle time / TM0PSC / 256

 \Diamond Example: Setup Timer0 work in Timer mode, Fsys = Fast-clock / CPUPSC = FXT 4MHz / 1 = 4MHz

Timer0 clock source is $Fsys/2 = 4 MHz / 2 = 2 MHz$, Timer0 divided by 32

Timer0 interrupt frequency = 2 MHz / 32 / 256 = 244.14 Hz

Counter Mode:

If TM0CKS = 1, then Timer0 counter source clock is from TM0CKI (PA2) pin. TM0CKI signal is synchronized by instruction cycle that means the high/low time durations of TM0CKI must be longer than one instruction cycle time to guarantee each TM0CKI's change will be detected correctly by the synchronizer. The following timing diagram describes the Timer0 works in Counter mode.

Timer0 works in Counter mode (TM0CKS = 1) for TM0CKI

◇Example: Setup Timer0 works in Counter mode

F01.7~0 **TM0:** Timer0 content

F08.4 **TM0IE**: Timer0 interrupt enable 0: disable

1: enable

F09.4 **TM0IF**: Timer0 interrupt event pending flag

This bit is set by H/W while Timer0 overflows, write 0 to this bit will clear this flag

F14.1 **TM0STP**: Timer0 counter stop

0: Timer0 is counting

1: Timer0 stops counting

R02.5 **TM0EDG:** TM0CKI (PA2) edge selection for Timer0 prescaler count 0: TM0CKI (PA2) rising edge for Timer0 prescaler count 1: TM0CKI (PA2) falling edge for Timer0 prescaler count

R02.4 **TM0CKS:** Timer0 clock source select 0: Instruction Cycle (Fsys/2) as Timer0 prescaler clock 1: TM0CKI (PA2) as Timer0 prescaler clock

R02.3~0 **TM0PSC:** Timer0 prescaler. Timer0 clock source 0000: divided by 1 0001: divided by 2 0010: divided by 4 0011: divided by 8 0100: divided by 16 0101: divided by 32 0110: divided by 64 0111: divided by 128 1xxx: divided by 256

3.3 T2: 15-bit Timer

The T2 is a 15-bit counter and the clock sources are from either SIRC/2 or SXT. The clock source is used to generate time base interrupt and T2 counter block clock. It is selected by SLOWCKS (F15.7). The T2's 15-bit content cannot be read by instructions. It generates interrupt flag T2IF (F09.6) with the clock divided by 32768, 16384, 8192, or 128 depends on the T2PSC[1:0] (\angle R0B.6~5) bits. The following figure shows the block diagram of T2.

T2 Block Diagram

◇Example: T2 clock source is SXT and divided by 32768

MOVWF INTIF ; Clear T2 request interrupt flag BSF T2IE ; Enable T2 interrupt function

T2 clock source is Slow-clock = 32768 Hz, T2 divided by 32768

T2 interrupt frequency = 32768 Hz / $32768 = 1$ Hz

T2 interrupt period $= 1 / 1$ Hz $= 1s$

F08.6 **T2IE**: T2 interrupt enable

0: disable

1: enable

F09.6 **T2IF**: T2 interrupt event pending flag

This bit is set by H/W while T2 overflows, write 0 to this bit will clear this flag

F14.2 **T2CLR**: T2 counter clear

0: T2 is counting

1: T2 is cleared immediately, this bit is auto cleared by H/W

F15.7 **SLOWCKS**: Slow-clock type select or T2 clock source select

For Slow-clock type

0: SIRC

1: SXT

For T2 clock source

0: SIRC/2

1: SXT

R0B.6~5 **T2PSC:** T2 prescaler. T2 clock source 00: divided by 32768 01: divided by 16384 10: divided by 8192 11: divided by 128

3.4 PWM0: 8-bit PWM

TM57PT20A has two built-in 8-bit PWM generators, one is PWM0 and the other is PWM1. Both of them use the same clock source. The PWM clock source can be chosen by PWMCKS (R11.4) bit. If PWMCKS bit is set, the PWM clock source is FIRC 16 MHz, otherwise is system clock (Fsys). And it also can be divided by 1, 2, 4, and 8 according to PWM0PSC (R11.1 \sim 0). The PWM0 duty cycle can be changed with writing to PWM0D (F12.7~0). Writing to PWM0D will not change the current PWM0 duty until the current PWM0 period completes. When current PWM0 period is finish, the new value of PWM0D will be updated to the PWM0BUF.

The PWM0 will output to PB4 if PWM0OE (R11.2) is set. With I/O mode setting, the PWM0 output can be set as CMOS push-pull output mode or open-drain output mode. When PBMODH[1] (R07.1) is set and PBMODH[0] (R07.0) is cleared, the PB4 output is CMOS push-pull output mode. When PBMODH[1] is cleared, the PB4 output is open-drain output mode. Setting the PWM0CLR (F14.0) bit will clear the PWM0 counter and load the PWM0D to PWM0BUF, PWM0CLR bit must be cleared so that the PWM0 counter can count. Figure shows the block diagram of PWM0.

PWM0 Block Diagram

Figure shows the PWM0 waveforms. When PWM0CLR (F14.0) bit is set or PWM0BUF equals to zero, the PWM0 output is cleared to '0' no matter what its current status is. Once the PWM0CLR bit is cleared and PWM0BUF is not zero, the PWM0 output is set to '1' to begin a new PWM cycle. PWM0 output will be '0' when PWM0CNT is greater than or equals to PWM0BUF. PWM0CNT keeps counting up when equals to PWM0PRD (R10.7 \sim 0), the PWM0 output is set to '1' again.

PWM0 Timing Diagram

 \Diamond Example: CPU is running at FAST mode, Fsys = Fast-clock / CPUPSC = FXT 4 MHz / 1 = 4 MHz

PWM0 output duty = PWM0D / (PWM0PRD + 1) = 128 / (255 + 1) = $1/2$

PWM clock $=$ Fsys $=$ 4 MHz, PWM clock divided by 2

PWM0 output frequency = 4 MHz / 2 / $(255 + 1) = 7812.5$ Hz

F12.7~0 **PWM0D**: PWM0 duty

F14.0 **PWM0CLR**: PWM0 clear and hold

0: PWM0 is running

1: PWM0 is clear and hold

R10.7~0 **PWM0PRD**: PWM0 period data

- R11.4 **PWMCKS**: PWM Clock source select 0: System clock (Fsys) 1: FIRC 16 MHz
- R11.2 **PWM0OE**: PWM0 positive output to PB4 pin 0: disable 1: enable
- R11.1~0 **PWM0PSC**: PWM0 prescaler, PWM0 clock source

00: divided by 1

- 01: divided by 2
- 10: divided by 4
- 11: divided by 8

3.5 PWM1: 8-bit PWM

PWM1 is a simple fixed frequency and duty cycle variable PWM generator. System clock (Fsys) and FIRC Clock (16 MHz) can be selected as the PWM clock by PWMCKS (R11.4) bit. The PWM frequency is fixed, the period is PWM clock counts from 0 to 255. The duty can be set via PWM1D (F13.7~0). The output of PWM1 shares the pin PA1 that can be selected by PWM1OE (R11.3) control bit. Figure is the block diagram of PWM1.

PWM1 output duty = [PWM1D / 256] When $PWM1D = 80H$, PWM1 output duty will be $1/2$ PWM1 output frequency = PWM clock / 256 When PWM clock = FIRC 16 MHz, PWM1 output frequency = 16 MHz $/$ 256 = 62.5 KHz

F13.7~0 **PWM1D**: PWM1 duty

- R11.4 **PWMCKS**: PWM Clock source select 0: System clock (Fsys) 1: FIRC 16 MHz
- R11.3 **PWM1OE**: PWM1 positive output to PA1 pin

 0: disable 1: enable

3.6 Analog Comparator

TM57PT20A includes an analog comparator. It can be enabled by CMPE (R17.7) in normal mode (SLOW and FAST mode). The analog comparator has four analog inputs (IN0-, IN1-, IN0+ and IN1+) and one digital output (CMPO). The input source of negative pin can be selected from VSS, IN0- or IN1 by CMPINNS (R17.4~3), and the input source of positive pin can be selected from IN0+ or IN1+ by CMPINPS (R17.0) bit. The analog comparator compares the input values on the positive pin Vin+ and negative pin Vin-. When the voltage on positive pin is higher than the voltage on negative pin, the analog comparator output (CMPO) is set. The output status can not only be read from CMPST (F14.3) bit, but also output to PB6 pin by setting CMPOE (R17.5) bit. The comparator output can be set as CMOS pushpull output mode or open-drain output mode. When PBMODH[5] (R07.5) is set and PBMODH[4] (R07.4) is cleared, the PB6 output is CMOS push-pull output mode. When PBMODH[5] is cleared, the PB6 output is open-drain output mode.

The analog comparator can generate interrupt flag CMPIF (F9.5) when the output status rising or falling. The comparator interrupt can be enabled by CMPIE (F8.5) bit, and the interrupt trigger edge can be selected by CMPEDG (R17.6) bit. A block diagram of the analog comparator is shown below.

◇Example: Compare channel IN0- (input: 2V) and channel IN0+ (input: 4V)

F08.5 **CMPIE**: Comparator interrupt enable

0: disable

1: enable

F09.5 **CMPIF**: Comparator interrupt event pending flag

Set by H/W at Comparator output falling/rising edge, write 0 to this bit will clear this flag

F14.3 **CMPST**: Comparator output state

- R17.7 **CMPE**: Comparator enable 0: disable 1: enable
- R17.6 **CMPEDG**: Comparator interrupt edge 0: falling edge 1: rising edge

R17.5 **CMPOE**: Comparator output to pin enable 0: disable 1: enable

R17.4~3 **CMPINNS**: Comparator negative input source select 0x: VSS 10: IN0- 11: IN1-

R17.0 **CMPINPS**: Comparator positive input source select 0: IN0+ 1: IN1+

3.7 Touch Key

The Touch Key offers an easy, simple and reliable method to implement finger touch applications. For most applications, only requires an external capacitor component on TKCLD pin. The TKCKS default is 4 MHz is sufficient for general touch plane.

Setting the TKSOC (F1B.7) bit to start touch key conversion, the TKSOC bit has to be cleared manually. "TKEOC=0" means conversion is in process, while "TKEOC=1" means the conversion is finish. After TKEOC's (F1C.3) edge rising, user must wait at least 10 us for next conversion. The touch key counting value is stored into TKDATA[9:0] (TKDH, TKDL). If TKOVF=1, it means the conversion has exceeded in period time, reduce TKTMR (F1B.6~4) or increase TKPSC (R1D.5~4) to fit the range of TKDATA[9:0]. On the other hand, if TKOVF=0, but TKDATA[9:0] is too small, increase TKTMR or reduce TKPSC to adapting the system board circumstances. The more detailed information, refer to touch key application note.

Touch Key Block Diagram

 \Diamond Example: Touch key channel = TK5 (PB3).

F ₁ B	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TKCTL1	TKSOC	TKTMR			TKCHS			
R/W	R/W	R/W			R/W			
Reset								

F1B.7 **TKSOC**: Touch key start of conversion, rising edge to start H/W auto cleared while end of conversion

F1B.6~4 **TKTMR**: Touch key conversion time 000: shortest …

111: longest

F1B.3~0 **TKCHS**: Touch key channel select 0000: TK0 (PA1) 0001: TK1 (PA2) 0010: TK2 (PB0) 0011: TK3 (PB1) 0100: TK4 (PB2) 0101: TK5 (PB3) 0110: TK6 (PB4) 0111: TK7 (PB5) 1000: TK8 (PB6) 1001: TK9 (PB7) 1010: TK10 (PA0) 1011: TK11 (PA6) 1100: TK12 (PD1) 1101: TK13 (PD0)

- F1C.3 **TKEOC**: Touch key end of conversion 0: conversion is in process 1: end of conversion
- F1C.2 **TKOVF**: Touch key counter overflow flag 0: not overflow 1: overflow

F1C.1~0 **TKDH**: Touch key data MSB [9~8]

F1C.7~0 **TKDL**: Touch key data LSB [7~0]

- R1D.7 **TKPD**: Touch key power down 0: Touch key running 1: Touch key power down
- R1D.6 **TKCKS**: Touch key clock select 0: 2 MHz 1: 4 MHz

R1D.5~4 **TKPSC**: Touch key data prescaler, touch key data 00: divided by 1 01: divided by 2

10: divided by 4

11: divided by 8

3.8 System Clock Oscillator

System clock can be operated in four different oscillation modes. Four oscillation modes are FIRC, FXT, SIRC and SXT, respectively. In Fast/Slow Crystal mode (FXT/SXT), a crystal or ceramic resonator is connected to the Xin and Xout pins to establish oscillation. In the Fast Internal RC mode (FIRC), the onchip oscillator generates 8 MHz system clock. Since power noise degrades the performance of Fast Internal Clock Oscillator, placing power supply bypass capacitors 1 uF and 0.1 uF very close to VDD/VSS pins to improve the stability of clock and the overall system. In the Slow Internal RC mode (SIRC), it provides a lower speed and accuracy of the oscillator for power saving purpose.

Fast Internal RC Mode

4 I/O Port

4.1 PA0-2

These pins can be used as Schmitt-trigger input, CMOS push-pull output or "pseudo-open-drain" output. The pull-up resistor is assignable to each pin by S/W setting. To use the pin in Schmitt-trigger input mode, S/W needs to set the PAMOD1=0 and PAD=1. To use the pin in pseudo-open-drain mode, S/W set the PAMOD1=0. The benefit of pseudo-open-drain structure is that the output rise time can be much faster than pure open-drain structure. S/W sets PAMOD1=1 and PAMOD0=0 to use the pin in CMOS push-pull output mode. Reading the pin data (PAD) has different meaning. In "Read-Modify-Write" instruction, CPU actually reads the output data register. In the other instructions, CPU reads the pin state. The so-called "Read-Modify-Write" instruction includes BSF, BCF and all instructions using F-Plane as destination.

How to control PA0-2 status can be concluded as following list.

4.2 PA3-6, PB0-7, PD0-1

These pins are almost the same as PA0-2, except they do not support pseudo-open-drain mode. They can be used in pure open-drain mode, instead.

How to control PA3-6, PB0-7 and PD0-1 status can be concluded as following list.

4.3 PA7

PA7 can be used in Schmitt-trigger input or open-drain output which is setting by the PAD[7] (F05.7) bit. When the PAD[7] bit is set, PA7 is assigned as Schmitt-trigger input mode, otherwise is assigned as open-drain output mode and output low. The pull-up resistor connected to this pin default, and can be disabled by S/W. In open-drain output mode, the pull-up resistor will be disabled automatically for power saving. When SYSCFG[7] is set, PA7 is only used in Schmitt-trigger input for external active low reset.

How to control PA7 status can be concluded as following list.

F05.7 **PAD7:** PA7 data or pin mode control 0: PA7 is open-drain output mode and output low 1: PA7 is Schmitt-trigger input mode

F05.6~0 **PAD:** PA6~PA0 data 0: output low

1: output high or Schmitt-trigger input mode

F06.7~0 **PBD:** PB7~PB0 data

0: output low

1: output high or Schmitt-trigger input mode

F07.1~0 **PDD:** PD1~PD0 data

0: output low

1: output high or Schmitt-trigger input mode

F07.1~0 **PDD:** PD1~PD0 data

0: output low

1: output high or Schmitt-trigger input mode

R05.7~0 **PAMODH**: PA7~PA4 Pin Mode Control

00: Open Drain output low, or input with pull-up

The PA4's pull-up resistor is disabled automatically for external oscillation in this mode

01: Open Drain output low, or input without pull-up

10: CMOS output low, or CMOS output high

11: Touch key input

R06.7~0 **PAMODL**: PA3~PA0 Pin Mode Control

00: Open Drain output low, or input with pull-up

the PA3's pull-up resistor is disabled automatically for external oscillation in this mode

01: Open Drain output low, or input without pull-up

10: CMOS output low, or CMOS output high

11: Touch key input

R07.7~0 **PBMODH**: PB7~PB4 Pin Mode Control

00: Open Drain output low, or input with pull-up

01: Open Drain output low, or input without pull-up

10: CMOS output low, or CMOS output high

11: Touch key input

R08.7~0 **PBMODL**: PB3~PB0 Pin Mode Control

00: Open Drain output low, or input with pull-up

01: Open Drain output low, or input without pull-up

10: CMOS output low, or CMOS output high

11: Touch key / Comparator input

R0A.3~0 **PDMOD**: PD1~PD0 Pin Mode Control

00: Open Drain output low, or input with pull-up

01: Open Drain output low, or input without pull-up

10: CMOS output low, or CMOS output high

11: Touch key input

R13.6~1 **PAWKEN:** PA6~PA1 individual pin low level wake up control

0: disable

1: enable

R18.6~1 **PBWKEN:** PB6~PB1 individual pin low level wake up control

0: disable

1: enable

MEMORY MAP

F-Plane

R-Plane

INSTRUCTION SET

Each instruction is a 14-bit word divided into an Op Code, which specifies the instruction type, and one or more operands, which further specify the operation of the instruction. The instructions can be categorized as byte-oriented, bit-oriented and literal operations list in the following table.

For byte-oriented instructions, "f" or "r" represents the address designator and "d" represents the destination designator. The address designator is used to specify which address in Program memory is to be used by the instruction. The destination designator specifies where the result of the operation is to be placed. If "d" is "0", the result is placed in the W register. If "d" is "1", the result is placed in the address specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator, which selects the number of the bit affected by the operation, while "f" represents the address designator. For literal operations, "k" represents the literal or constant value.

 $A: W = 0xF5, C = 0, Z = 0$

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

2. DC Characteristics $(T_A = 25^{\circ}C, V_{DD} = 1.1V \text{ to } 5.5V)$

3. Clock Timing $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

4. Reset Timing Characteristics $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 3V \text{ to } 5V)$

5. Comparator Characteristics $(T_A = 25^{\circ}C, V_{DD} = 5V)$

6. Characteristic Graphs

PACKAGING INFORMATION

The ordering information:

8-MSOP Package Dimension

 $\underline{\mathbb{A}}$ * NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS.

MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE. DIMENSION \lq E1 $''$ DOES NOT INCLUDE MOLD PROTRUSIONS MOLD PROTRUSIONS SHALL NOT EXCEED 0.25 MM (0.010 INCH) PER SIDE.

16-DIP Package Dimension

 $\overline{\mathrm{NOTES}}:$

 $1.$ $\,$ $\,$ D $\,$ $\,$, $\,$ $\,$ E1 $\,$ DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOTEXCEED .010 INCH.

2. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.

3. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.

4. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MININUM.

 $5.$ DATUM PLANE \boxplus COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.

16-SOP Package Dimension

 $\underline{\mathbb{A}}$ * NOTES : DIMENSION * D $''$ DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.

16-SSOP Package Dimension

 $\underline{\mathbb{A}}$ * NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS, MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.

18-DIP Package Dimension

 $\overline{\mathrm{NOTES}}$:

 $1.$ $\,$ $\,$ $\,$ D $\,$ $\,$ $\,$ FL $\,$ $\,$ DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOTEXCEED .010 INCH.

2. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.

3. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.

4. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MININUM.

 $5.$ DATUM PLANE \boxplus COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.

18-SOP Package Dimension

 $\mathbb A$ * NOTES : 1. DIMENSION * D * DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.

 $2.$ DIMENSION $\,$ $\,$ E1 $\,$ $\,$ DOES NOT INCLUDE INTER-LEAD FLASH, OR PROTRUSIONS.

INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM (0.010 INCH) PER SIDE.

20-DIP Package Dimension

 $\overline{\mathrm{NOTES}}:$

PROTRUSIONS SHALL NOTEXCEED .010 INCH.

2. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.

3. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.

4. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE $.005\ \mathrm{NCH}$ MININUM.

 $5.$ DATUM PLANE \boxplus COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.

20-SOP Package Dimension

 $\underline{\mathbb{A}}$ *NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.