

**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **Tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **Tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses tenx products for any such unintended or unauthorized application, Buyer shall indemnify and hold tenx and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that tenx was negligent regarding the design or manufacture of the part.



# **AMENDMENT HISTORY**

<span id="page-1-0"></span>



# **CONTENTS**

<span id="page-2-0"></span>







# <span id="page-4-0"></span>**FEATURES**

- **1. ROM: 1K x 14 bits OTP or 1K x 14 bits TTP™ (Two Time Programmable ROM)**
- **2. RAM: 48 x 8 bits**
- **3. STACK: 4 Levels**
- **4. System Oscillation Sources (Fsys)**
	- Fast-clock
		- FIRC (Fast Internal RC): can be selected to 1/2/4/8 MHz
	- Slow-clock
		- SIRC (Slow Internal RC):
			- VDD=5V, SIRC=167 KHz/86 KHz/43 KHz/21 KHz
			- VDD=3V, SIRC=136 KHz/68 KHz/34 KHz/17 KHz

#### **5. Power Saving Operation Mode**

- FAST mode: Slow-clock can be disabled or enabled
- SLOW mode: Fast-clock stops, CPU is running
- Fast Mode and Slow Mode can be chosen by CPUCKS control bit.
- STOP mode: All Clocks stop, Wake-up Timer is disabled or enabled

#### **6. 1 Independent Timers**

- Timer<sub>0</sub>
	- 8-bit timer divided by 1~256 pre-scaler option, Counter/Interrupt/Stop function
	- Capture high duty or low duty (pulse width measurement)
	- Overflow and Toggle out

#### **7. Interrupt**

- Three External Interrupt pins
	- 2 pins are falling edge wake-up triggered
	- 1 pin is rising or falling edge wake-up triggered
- Timer0/WKT (wake-up) Interrupts
- PWM0/PWMA / ADC Interrupts

#### **8. Wake-up (WKT) Timer**

 Clocked by built-in RC oscillator with 4 adjustable Interrupt times VDD=5V, WKT=0.8 ms/1.5 ms/24 ms/97 ms VDD=3V, WKT=1.0 ms/2.0 ms/30 ms/120 ms



#### **9. Watchdog Timer**

Clocked by built-in RC oscillator with 4 adjustable Reset Time

VDD=5V, WDT=100 ms/200 ms/800 ms/1600 ms

VDD=3V, WDT=123 ms/256 ms/1000 ms/2000 ms

### **10. 2 Independent PWMs**

- $\bullet$  PWM $0$ 
	- 8-bit with 1~8 pre-scalers, period-adjustable/duty-adjustable/Clear&Hold
	- Clock source, PWMCLK, FIRC 8 MHz or 16 MHz
- PWMA:
	- 8+2 bits, period-adjustable / duty-adjustable / Clear&Hold
	- Clock source, PWMCLK, FIRC 8 MHz or 16 MHz

#### **11. 12-bit ADC converter with 5 input channels**

#### **12. Reset Sources**

Power On Reset/Watchdog Reset/Low Voltage Reset/External Pin Reset

#### **13. Low Voltage Reset Option: LVR2.1V, LVR2.1V disabled in STOP mode, LVR2.9V**

#### **14. Operating Voltage: Low Voltage Reset Level to 5.5V (tested under LVR OFF)**

Fsys=4 MHz, 2.2V~5.5V

Fsys=8 MHz, 2.4V~5.5V

Refer to the graph "Fsys Minimum Operating Volt vs. LVR optimized selection" for more details on Characteristic Graphs section.

#### **15. Enhanced Power Noise Rejection.**

- **16. Operating Temperature Range: -40°C to +85°C**
- **17. Instruction set: 36 Instructions**
- **18. Instruction Execution Time**
	- 2 oscillation clocks per instruction except branch

#### **19. I/O ports: Maximum 6 programmable I/O pins**

- Pseudo-Open-Drain Output (PA0/PA1/PA2)
- Open-Drain Output (PA3/PA4, PA7 with internal fixed pull high resistor.)
- CMOS Push-Pull Output (PA0~PA4)
- Schmitt Trigger Input with pull-up resistor option

#### **20. Package Types:**

8-pin DIP (300 mil), SOP (300 mil), TSSOP (173 mil)

#### **21. Supported EV board on ICE**

EV board: EV2777



# <span id="page-6-0"></span>**BLOCK DIAGRAM**





# <span id="page-7-0"></span>**PIN ASSIGNMENT**



# <span id="page-7-1"></span>**PIN DESCRIPTION**



PROGRAMMING PINS:

VDD/VSS/PA0/PA1/PA3/PA4/PA7 (VPP)



# <span id="page-8-0"></span>**PIN SUMMARY**



 $Symbol: P.P.$  = Push-Pull Output

P.O.D. = Pseudo Open Drain<br>O.D. = Open Drain

 $=$  Open Drain



# <span id="page-9-0"></span>**FUNCTIONAL DESCRIPTION**

# <span id="page-9-1"></span>**1. CPU Core**

#### <span id="page-9-2"></span>**1.1 Clock Scheme and Instruction Cycle**

The system clock is internally divided by two to generate Q1 state and Q2 state for each instruction cycle. The Programming Counter (PC) is updated at Q1 and the instruction is fetched from program ROM and latched into the instruction register in Q2. It is then decoded and executed during the following Q1-Q2 cycle. Branch instructions take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.



Terminology definitions:

**Fsys**: System clock. The main clock that drives the core logic and all peripherals. The clock source can be either Fast-clock or Slow-clock which can be set by registers.

**Fast-clock**: The clock source only from Fast Internal RC oscillator (FIRC).

**Slow-clock**: The clock source only from Slow Internal RC oscillator (SIRC).

**Instruction Cycle**=Fsys/2

FIRC: Fast Internal RC oscillator

SIRC: Slow Internal RC oscillator



#### <span id="page-10-0"></span>**1.2 Program ROM (PROM)**

The PROM of this device is 1K words. For some F/W program, the program size could be less than 1K words. To fully utilize the PROM, the device allows users to reuse the PROM. This feature is named as Two Time Programmable (TTP) ROM. While the first half of PROM is occupied by a useless program code and the second half of the PROM remains blank, users can re-write the PROM with the updated program code into the second half of the PROM. In the Re-use mode, the Reset Vector and Interrupt Vector are re-allocated at the beginning of the PROM"s second half by the Assembly Compiler. Users simply choose the "REUSE" option in the ICE tool interface, and then the Compiler will move the object code to proper location. That is, the user's program still has reset vector at address 000h, but the compiled object code has reset vector at 200h. In the SYSCFG, if PROTECT=0 and REUSE=1, the Code protection area is first half of PROM. This allows the Writer tool to write then verify the Code during the Re-use Code programming. After the Re-use Code being written into the PROM"s second half, user should write "REUSE" control bit to "0". In the mean while, the Code protection area becomes the whole PROM except the Reserved Area.





#### <span id="page-11-0"></span>**1.3 System Configuration Register (SYSCFG)**

The System Configuration Register (SYSCFG) is located at ROM address 3FCh. The SYSCFG determines the option for initial condition of MCU. It is written by PROM Writer only. User can select LVR threshold voltage and chip operation mode by SYSCFG register. The default value of SYSCFG is 14"b11\_1111\_111x\_xxxx. The 13th bit of SYSCFG is code protection selection bit. If this bit is 0, the data in PROM will be protected, when user read PROM.



#### Bit13: PROTECT option

Protect code option is Program ROM (PROM) protection. When protect code option is enabled, the PROM code does not read PROM content.

#### Bit12: REUSE option

The REUSE function can be used if the code size less than 1FBh (508 words); however, REUSE cannot be used when the code size is larger than 508 words and REUSE bit must be set to "1".

The REUSE can be enabled only if the user program size is less than 508 words. But they all use the same SYSCFG whose address is 3FCh.

#### Bit7: XRSTE option

The reset pin is shared with the general input pin (PA7) controlled by SYSCFG[7] option.

- Reset: The reset pin is external reset function. When falling edge trigger occurs, the system will be reset.
- PA7: Set reset pin to general input pin (PA7). The external reset function is disabled.





#### <span id="page-12-0"></span>**1.4 Programming Counter (PC) and Stack**

The Programming Counter is 10-bit wide capable of addressing a 1K x 14 OTP ROM. As a program instruction is executed, the PC will contain the address of the next program instruction to be executed. The PC value is normally increased by one except the followings. The Reset Vector (000h) and the Interrupt Vector (001h) are provided for PC initialization and Interrupt. For CALL/GOTO instructions, PC loads 10 bits address from instruction word. For RET/RETI/RETLW instructions, PC retrieves its content from the top level STACK. For the other instructions updating PC [7:0], the PC [9:8] keeps unchanged. The STACK is 10-bit wide and 4-level in depth. The CALL instruction and hardware interrupt will push STACK level in order. While the RET/RETI/RETLW instruction pops the STACK level in order.

 $\Diamond$  External: To look up the PROM data located in "TABLE".





#### <span id="page-13-0"></span>**1.5 Reset (000H)**

This device can be RESET in four ways.

- Power-On-Reset
- Low Voltage Reset (LVR) (SYSCFG bit-11-10)
- External Pin Reset (PA7) (SYSCFG bit-7)
- Watchdog Reset (WDT) (SYSCFG bit-5)

After Power-On-Reset, all system and peripheral control registers are then set to their default hardware Reset values. The clock source, LVR level and chip operation mode are selected by the SYSCFG register value. The Low Voltage Reset features static reset when supply voltage is below a threshold level. There are three threshold levels can be selected. The LVR"s operation mode is defined by the SYSCFG register. If operating frequency is faster than 4 MHz, selection LVR 2.1V is recommended. The External Pin Reset and Watchdog Reset can be disabled or enabled by the SYSCFG register. These two resets also set all the control registers to their default reset value. The TO/PD flags is not affected by these resets.

LVR Selection Table



Different Fsys have different system minimum operating voltage, reference to Operating Voltage of DC characteristics, if current system voltage is lower than minimum operating voltage and lower LVR is selected, then the system maybe enter dead-band and error occur.

◇ Example: Defining Reset Vector







#### <span id="page-14-0"></span>**1.6 RAM Addressing Mode**

There are two Data Memory Planes in CPU, R-Plane and F-Plane. The registers in R-Plane are writeonly. The "MOVWR" instruction copies the W-register"s content to R-Plane registers by direct addressing mode. The lower locations of F-Plane are reserved for the SFR. Above the SFR is General Purpose Data Memory, implemented as static RAM. F-Plane can be addressed directly or indirectly. Indirect Addressing is made by INDF register. The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer). The first half of F-Plane is bit-addressable, while the second half of F-Plane is not bit-addressable.



◇Example: Write immediate data into R-Plane register.



◇Example: Move the immediate data 55H to W register and F-Plane location 20H.



◇Example: Move F-Plane location 20H data into W register.



 $\Diamond$ Example: Indirectly addressing mode with FSR/INDF register (F-Plane 04H / 00H).







#### <span id="page-15-0"></span>**1.7 ALU and Working (W) Register**

The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. In two-operand instructions, typically one operand is the W register, which is an 8-bit non-addressable register used for ALU operations. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either W register or a file register. Depending on the instruction executed, the ALU may affect the values of Carry (C), Digit Carry (DC), and Zero (Z) Flags in the STATUS register. The C and DC flags operate as a /Borrow and /Digit Borrow, respectively, in subtraction.

**Note:** /Borrow represents inverted of Borrow register.

/Digit Borrow represents inverted of Digit Borrow register.



#### <span id="page-16-0"></span>**1.8 STATUS Register (F-Plane 03H)**

This register contains the arithmetic status of ALU and the reset status. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect those bits.



◇Example: Write immediate data into STATUS register.

MOVLW 00H MOVWF STATUS ; Clear STATUS register.

◇Example: Bit addressing set and clear STATUS register.



◇Example: Determine the C flag by BTFSS instruction.





### <span id="page-17-0"></span>**1.9 Interrupt**

This device has 1 level, 1 vector and eight interrupt sources. Each interrupt source has its own enable control bit. An interrupt event will set its individual pending flag; no matter its interrupt enable control bit is 0 or 1. Because TM57PA11 has only 1 vector, there is not an interrupt priority register. The interrupt priority is determined by F/W.

If the corresponding interrupt enable bit has been set (INTE), it would trigger CPU to service the interrupt. CPU accepts interrupt in the end of current executed instruction cycle. In the mean while, a "CALL 001" instruction is inserted to CPU, and i-flag is set to prevent recursive interrupt nesting.

The i-flag is cleared in the instruction after the "RETI" instruction. That is, at least one instruction in main program is executed before service the pending interrupt. The interrupt event is level triggered. F/W must clear the interrupt event register while serving the interrupt routine.





◇Example: Setup INT1 (PA3) interrupt request and rising edge trigger.



#### START:



#### MAIN:



#### INT\_SUBROUTINE:



#### EXIT\_INT:

RETI

… ; POP Routine W and STATUS data from buffers.



# <span id="page-19-0"></span>**2 Chip Operation Mode**

#### <span id="page-19-1"></span>**2.1 System Clock**

TM57PA11 has two kinds of clock source, i.e. SIRC (Slow Internal RC) and FIRC (Fast Internal RC). Each clock source can be applied to CPU kernel as system clock.



**Clock Scheme Block Diagram**

#### **FAST mode**

After power on or reset, TM57PA11 enters FAST mode. In FAST mode, TM57PA11 can only select FIRC as its CPU clock. Besides, firmware can also enable or disable the Slow-clock.

In this mode, the program is executed using Fast-clock as CPU clock (Fsys). The Timer0 is driven by Fast-clock. PWM0, PWMA, and ADC blocks are driven by PWMCLK which can be chosen either 8MHz or 16 MHz.

#### **SLOW mode**

The SIRC is only one type for Slow-clock. In SLOW mode, the Fast-clock is stopped and Slow-clock is enabled for power saving. Timer0 clock source is Slow-clock in the SLOW mode.

#### **STOP mode**

If Slow-clock is disabled before executing the SLEEP instruction, every block is turned off and the TM57PA11 enters the STOP mode. All clock oscillators either Fast-clock or Slow-clock is power down and no clock is generated.



### <span id="page-20-0"></span>**2.2 Clock Modes Transition**

TM57PA11 is operated in one of three modes: FAST mode, SLOW mode, and STOP mode.



**CPU Operation Block Diagram**



(1) If WDT or WKT function is enabled



#### **FAST mode switches to SLOW mode**

The following steps are suggested to be executed by order when FAST mode switches to SLOW mode:

- (1) Enable Slow-clock (SLOWEN =1)
- (2) Switch to Slow-clock (CPUCKS=1)
- (3) Stop Fast-clock (FIRCSTP=1)

◇Example: Switch FAST mode to SLOW mode.



#### **SLOW mode switches to FAST mode**

SLOW mode can be enabled by SLOWEN bit and CPUCKS bit in F0F register of F-Plane. The following steps are suggested to be executed by order when SLOW mode switches to FAST mode:

- (1) Enable Fast-clock (FIRCSTP=0)
- (2) Switch to Fast-clock (CPUCKS=0)
- (3) Stop Slow-clock (SLOWEN=0)
- Note: Stop Slow-clock (SLOWEN=0) is optional. Slow-clock keep oscillating if WDTE or WKT Interrupt is enabled..

◇Example: Switch SLOW mode to FAST mode (The Fast-clock stop).



#### **STOP mode setting**

The STOP mode can be configured by following settings in order:

- (1) Stop Slow-clock (SLOWEN=0)
- (2) Execute SLEEP instruction

STOP mode can be woken up by INT0, INT1, INT2, and WKT interrupt.

◇Example: Switch FAST/SLOW mode to STOP mode.





# <span id="page-22-0"></span>**3. I/O Port**

#### <span id="page-22-1"></span>**3.1 PA0-2**

These pins can be used as Schmitt-trigger input, CMOS push-pull output or "pseudo-open-drain" output. The pull-up resistor is assignable to each pin by S/W setting. To use the pin in Schmitt-trigger input mode, S/W needs to set the PAE=0 and PAD=1. To use the pin in pseudo-open-drain mode, S/W sets the PAE=0. The benefit of pseudo-open-drain structure is that the output rise time can be much faster than pure open-drain structure. S/W sets PAE=1 to use the pin in CMOS push-pull output mode. Reading the pin data (PAD) has different meaning. In "Read-Modify-Write" instruction, CPU actually reads the output data register. In the others instructions, CPU reads the pin state. The so-called "Read-Modify-Write" instruction includes BSF, BCF and all instructions using F-Plane as destination.





### <span id="page-23-0"></span>**3.2 PA3-4**

These pins are almost the same as PA0-2, except they do not support pseudo-open-drain mode. They can be used in pure open-drain mode, instead.





◇Example: I/O mode selecting



◇Example: Set PA0-2 as pseudo-open-drain mode



◇Example: Set PA0-2 is CMOS push-pull output mode.



◇Example: Read data from input port.



◇Example: Write data to output port.



◇Example: Write one bit data to output port.





### <span id="page-25-0"></span>**3.3 PA7**

PA7 can be used in Schmitt-trigger input or open-drain output which is setting by the PAD[7] (F05.7) bit. When the PAD[7] bit is set, PA7 is assigned as Schmitt-trigger input mode, otherwise is assigned as open-drain output mode and output low. The pull-up resistor connected to this pin default, and can be disabled by S/W. In open-drain output mode, the pull-up resistor will not be disabled automatically. The pull-up resistor can be disabled by S/W in open-drain output mode for power saving.



How to control PA7 status can be concluded as following list.



◇Example: Read state from PA7.

Condition: SYSCFG[7] is set to "0". If SYSCFG[7] = "1", then PA7 pin is external reset pin function.





#### <span id="page-26-0"></span>**4. Peripheral Functional Blocks**

#### <span id="page-26-1"></span>**4.1 Watchdog (WDT) /Wakeup (WKT) Timer**

The WDT and WKT share the same internal RC Timer (SIRC). The overflow period of WDT, WKT can be selected by WDTWKTPSC (R08.1~0). The WDT timer is cleared by the CLRWDT instruction. If the Watchdog is enabled (WDTE=1), the WDT generates the chip reset signal while WDT timer always keeps counting even if the SLEEP instruction is executed.

The WDTWKTPSC also control the WKT interrupt interval, if WKT time is up, it will generate WKT Interrupt Flag (WKTIF). The WKT will not generate WKT interrupt if WKTIE=0. Set WKTIE=1, the WKT will generate interrupt when time is up.

The WDT and WKT functions are mutually exclusive. That means, if WDTE=1 the system only generate WDT timeout reset and WKT will not generate interrupt. On the other hand, if WDTE=0 the WKT interrupt can be activated.



**WDT/WKT Block Diagram**



Watchdog timer clear can be achieved by CLRWDT instruction or moving any value into WDTCLR (R04).

◇Example: Clear watchdog timer by CLRWDT instruction.

MAIN:



◇Example: Clear watchdog timer by writing WDTCLR register.

MAIN:



◇Example: Set WKT period and interrupt function.





#### <span id="page-28-0"></span>**4.2 Timer0**

The Timer0 is an 8-bit wide register of F-Plane 01h (TM0). It can be read or written as any other register of F-Plane. Besides, Timer0 increases itself periodically and automatically rolls over based on the prescaled clock source, which can be the instruction cycle or TM0CKI (PA3) rising/falling input. The Timer0 increase rate is determined by "Timer0 Pre-Scale" (TM0PSC) register in R-Plane. The Timer0 can generate interrupt flag (TM0IF) when it counts to rolls over if Timer0 Interrupt enable (TM0IE) is set. Timer0 can be stopped counting if the TM0STP bit is set.

Timer0 can be configured as Capture mode. If TM0CM bit is set to "1", Timer0 will not count until the CAPT pin (i.e. PA3) is high level (TM0CL=0) or low level (TM0CL=1).



**Timer0 Block Diagram**



The following timing diagram describes the Timer0 works in pure timer mode.

When the Timer0 prescaler (TM0PSC) is written, the internal 8-bit prescaler will be cleared to 0 to make the counting period correct at the first Timer0 count. TM0CLK is the internal signal that causes the Timer0 to increase by 1 at the end of TM0CLK. Write TM0 is also the internal signal that indicates the Timer0 is directly written by instruction; meanwhile, the internal 8-bit prescaler will be cleared. When Timer0 counts from FFh to 00h, TM0IF (Timer0 Interrupt Flag) will be set to 1 and generate interrupt if TM0IE (Timer0 Interrupt Enable) is set.



**Timer0 works in Timer mode**

◇Example:

Setup TM0 Work in Timer mode.



Example:

TM0 clock source is Fsys=4 MHz, Instruction cycle=2 MHz, TM0PSC=/32, TM0=156,

TM0 interrupt time=  $(1/2MHz) * 32*(256-156) = 1.6$  ms.



The following timing diagram describes the Timer0 works in counter mode.

If TM0CKS=1 TM0 counter source clock is from TM0CKI pin. TM0CKI signal is synchronized by instruction cycle, which means the high/low time durations of TM0CKI must be longer than one instruction cycle time to guarantee each TM0CKI"s change will be detected correctly by the synchronizer.



**Timer0 works in Counter mode for TM0CKI (TM0EDG=0)**

### ◇Example:

Setup TM0 Work in counter mode and clock source from TM0CKI pin (PA3) configuration.





If only the duty cycle (CAPT high time) needs to be measured, TM0 can be used to measure the duty cycle of the pulse on CAPT pin. In such case, user can set the TM0CM=1. Timer0 is counting up only when CAPT pin is '1'. Note that the internal prescaler will be kept to next Timer0 count, so it will not lose the counting accuracy.



**Timer0 is used to measure the high (or low) time on CAPT pin**



### <span id="page-32-0"></span>**4.3 PWM0: 8-bit PWM**

The chip has a built-in 8-bit PWM generator. The source clock comes from PWMCLK divided by 1, 2, 4, 8, 16, 32, 64, and 128. The PWM0 duty cycle can be changed with writing to PWM0D (F10), writing to PWM0D (F10) will not change the current PWM0 duty until the current PWM0 period completes. When current PWM0 period is finish, the new value of PWM0D (F10) will be updated to the PWM0BUF.

The PWM0 can be individually output to PA2 by PWM0OE (F0B.5) is set to 1. Setting the PWM0CLR (F0B.4) bit will clear the PWM0 counter and load the PWM0D (F10) to PWM0BUF, PWM0CLR (F0B.4) bit must be cleared so that the PWM0 counter can count. The following figure shows the block diagram of PWM0.

The clock source of PWMCLK is from either IRC 8 MHz or IRC 16 MHz which is generated from frequency doubler. PWMCKS (F0D.3) is used to select which clock will be PWMCLK.

PWM0IF denotes PWM0 period finish interrupt. If PWM0IE=1, the interrupt will be generated when PWM0 finishes one cycle period. It acts as another timer for user specific applications. The programmers must take care interrupt time and Fsys clock relative timing issues to prevent dead lock. (i.e. faster PWMCLK and less PWM0PSC makes frequently PWM0 interrupt makes CPU lose main program executions.)



#### **PWM0 Block Diagram**



The following figure shows the PWM0 waveforms. When PWM0CLR (F0B.4) bit is set to '1', the PWM0 output is cleared to "0" no matter what its current status is. Once the PWM0CLR (F0B.4) bit is cleared to '0', the PWM0 output is set to '1' to begin a new PWM cycle. PWM0 output will be '0' when PWM0CNT is greater than or equals to PWM0BUF. PWM0CNT keeps counting up when equals to PWM0PRD (R0A), the PWM0 output is set to '1' again.

The PWM0 period can be set by writing period value to PWM0PRD (R0A) register. Note that changing the PWM0PRD (R0A) immediately changes the PWM0PRD (R0A) value in the Figure that is different from PWM0D (F10) which has PWM0BUF to update the duty at the end of current period. The Programmer must pay attention to the current time to change PWM0PRD (R0A) by observing the following figure. There is a digital comparator that compares the PWM0CNT and PWM0PRD (R0A), if PWM0CNT is larger than PWM0PRD (R0A) after setting the PWM0PRD (R0A), a fault long PWM cycle will be generated because PWM0CNT must count to overflow then keep counting to PWM0PRD (R0A) to finish the cycle.



#### **PWM0 waveform**



Example:

[CPU running at Fast mode , Fsys=4 MHz, PWMCLK=16 MHz]

### ◇Example:



Example:

PWMCLK=16 MHz, PWM0PSC=/4, PWM0PRD=FFH, PWM0D=80H, PWM0 output frequency=4 MHz/PWM0PRD=4 MHz/256=15.625 KHz.



#### <span id="page-35-0"></span>**4.4 PWMA: (8+2) bits PWM**

The PWMA can generate various frequency waveforms with 1024 duty resolution based on PWMCLK. A spread LSB technique allows PWMA to run its frequency at "PWMCLK divided by 256" instead of "PWMCLK divided by 1024", which means the frequency of PWMA is 4 times higher than normal. The advantage of higher PWMA frequency is that the post RC low-pass filter can transform the PWM signal to more stable DC voltage level. The PWMA output signal reset to low level whenever the 8-bit base counter matches the 8-bit MSB of PWMA duty register PWMADH (F0A). When the base counter rolls over, the 2-bit LSB of PWMA duty register PWMADL (F0B.1~0) decides whether to set the PWMA output signal high immediately or set it high after one clock cycle delay.

PWMAPSC is not be implemented in this version, user must set PWMAPSC to "000" to prevent malfunction.









#### Example:

[CPU running at Fast mode, PWMCLK=8 MHz]

◇Example:



Example:

PWMACLK=8 MHz, PWMAPRD=80H,

PWMADL=00H, PWMADH=20H

PWMA output frequency=8 MHz/ (PWMAPRD+1) =8 MHz/129=62 KHz.

PWMAP output duty=32:129=24.8%.

PWMAIF denotes PWMA period finish interrupt. If PWMAIE=1, the interrupt will be generated when PWMA reach the end of Frame #3 which is the end of one cycle period. It acts as another timer for user specific applications. The programmers must take care interrupt time and Fsys clock relative timing issues to prevent from dead lock. (i.e. faster PWMCLK makes frequently PWMA interrupt makes CPU lose main program executions.)



#### <span id="page-38-0"></span>**4.5 Analog-to-Digital Converter**



The 12-bit ADC (Analog to Digital Converter) consists of a 5-channel analog input multiplexer, control register, clock generator, 12-bit successive approximation register, and output data register. To use the ADC, user needs to set ADCKS(R09.1~0) to choose a proper ADC clock frequency, which must be less than 1 MHz. User then launches the ADC conversion by setting the ADST (F0B.7) control bit. After end of conversion, H/W automatic clears the ADST (F0B.7) bit. User can poll this bit to know the conversion status. The PAM (R07.4~0) control register is used for ADC pin type setting, user can write the corresponding bit to "0" when the pin is used as an ADC input. The setting can disable the pin logical input path to save power consumption.

The ADC clock source is from PWMCLK passing through a clock divider and four clock rates can be select, which is divided by 16, 32, 64, and 128, respectively. The control register ADCKS (R09.1~0) select one of the four clocks to be ADC clock.





### Example:

[CPU running at Fast mode , Fsys=FIRC 8 MHz]

ADC clock frequency=500 KHz, ADC channel=AD2 (PA2).

# ◇Example:





#### <span id="page-40-0"></span>**4.6 System Clock Oscillator**

System clock can be operated in two different oscillation modes, which is selected by setting the FIRCSTP, CPUCKS, CKDIV, and SLOWEN control bits. In the fast internal RC (FIRC) mode, the onchip oscillator generates 8 MHz clock, which is divided to 1 MHz, 2 MHz, 4 MHz, and 8 MHz to be the system clock (Fsys) depends on CKDIV setting.

In the slow internal RC (SIRC) mode, the on-chip oscillator generates about 167 KHz at VDD=5V. The SIRC clock also can be divided by four clock rates to be system clock (Fsys) depends on CKDIV setting.



# <span id="page-41-0"></span>**MEMORY MAP**

### <span id="page-41-1"></span>**F-Plane**





l.











## <span id="page-44-0"></span>**R-Plane**









# <span id="page-46-0"></span>**INSTRUCTION SET**

Each instruction is a 14-bit word divided into an Op Code, which specifies the instruction type, and one or more operands, which further specify the operation of the instruction. The instructions can be categorized as byte-oriented, bit-oriented and literal operations list in the following table.

For byte-oriented instructions, "f" or "r" represents the address designator and "d" represents the destination designator. The address designator is used to specify which address in Program memory is to be used by the instruction. The destination designator specifies where the result of the operation is to be placed. If "d" is "0", the result is placed in the W register. If "d" is "1", the result is placed in the address specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator, which selects the number of the bit affected by the operation, while "f" represents the address designator. For literal operations, "k" represents the literal or constant value.









<span id="page-48-3"></span>

<span id="page-48-0"></span>

<span id="page-48-4"></span><span id="page-48-2"></span>

<span id="page-48-1"></span>



<span id="page-49-0"></span>

<span id="page-49-1"></span>

<span id="page-49-2"></span>

<span id="page-49-3"></span>



<span id="page-50-2"></span>

<span id="page-50-0"></span>

<span id="page-50-1"></span>

<span id="page-50-3"></span>



<span id="page-51-0"></span>

<span id="page-51-1"></span>

<span id="page-51-2"></span>

<span id="page-51-3"></span>



<span id="page-52-0"></span>

<span id="page-52-1"></span>

<span id="page-52-3"></span>

<span id="page-52-2"></span>



<span id="page-53-0"></span>

<span id="page-53-3"></span>

<span id="page-53-1"></span>

<span id="page-53-2"></span>



<span id="page-54-0"></span>

<span id="page-54-1"></span>

<span id="page-54-2"></span>



<span id="page-55-1"></span>

<span id="page-55-0"></span>







<span id="page-56-0"></span>











# <span id="page-58-0"></span>**ELECTRICAL CHARACTERISTICS**

# <span id="page-58-1"></span>**1. Absolute Maximum Ratings**  $(T_A=25^{\circ}C)$







# <span id="page-59-0"></span>**2. DC Characteristics** ( $T_A = 25^\circ$ C,  $V_{DD} = 2.0$  V to 5.5 V, unless otherwise specified)







# <span id="page-61-0"></span>**3. Clock Timing** ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )



(\*) FIRC frequency can be selected to 1 MHz, 2 MHz, 4 MHz, and 8 MHz.

# <span id="page-61-1"></span>**4. Reset Timing Characteristics**  $(T_A = 25^\circ C)$



<span id="page-61-2"></span>**5. LVR Circuit and VBG (Bandgap Reference Voltage) Characteristics** (T<sub>A</sub>=25°C)

<b>Parameter</b>	<b>Symbol</b>	Min	Typ	Max	Unit
<b>LVR Reference Voltage</b>	$\rm V_{LVR}$		2.15		
			2.95		
<b>LVR Hysteresis Voltage</b>	$V_{H YST}$		$\pm 0.1$		
Low Voltage Detection time	$t_{LVR}$	100			us

<span id="page-61-3"></span>**6. ADC Electrical Characteristics** (T<sub>A</sub>=25°C, VDD=2.0V to 5.5V, VSS=0V)





### <span id="page-62-0"></span>**7. Characteristic Graphs**











# <span id="page-64-0"></span>**PACKAGING INFORMATION**

The ordering information:







# <span id="page-65-0"></span>**SOP-8 ( 150mil ) Package Dimension**





 $\underline{\mathbb{A}}$  \* NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.



# <span id="page-66-0"></span>**DIP-8 ( 300mil ) Package Dimension**









NOTES:

 $1.$   $\lq\textsubscript{D}''$  ,  $\lq\textsub{E1}''$  DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOTEXCEED .010 INCH.

2. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.

3. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.

4. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MININUM.

5. DATUM PLANE  $\boxplus$  COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.



## <span id="page-67-0"></span>**TSSOP-8 ( 173mil ) Package Dimension**





 $\underline{\mathbb{A}}$  \* NOTES : DIMENSION  $``\,\texttt{D}\,''$  DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

DIMENSION "E1" DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.25 PER SIDE. DIMENSION "B" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF

THE "B" DIMENSION AT MAXIMUM LOWER RADIUS OF THE LOWER RADIUS OF THE FOOT.

MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07 MM.